







SN74LXC1T45-Q1 SCES943 - AUGUST 2022

SN74LXC1T45-Q1 Automotive Single-Bit Dual-Supply Bus Transceiver With **Configurable Level Shifting**

1 Features

- Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
- Robust, glitch-free power supply sequencing
- Up to 420-Mbps support for 3.3 V to 5.0 V
- Schmitt-trigger inputs allow for slow or noisy inputs
- I/O's with integrated dynamic pull-down resistors help reduce external component count
- Control inputs with integrated static pull-down resistors allow for floating control inputs
- High drive strength (up to 32 mA at 5 V)
- Low power consumption
 - 3-µA maximum (25°C)
 - 6-μA maximum (–40°C to 125°C)
- V_{CC} isolation and V_{cc} disconnect ($I_{\text{off-float}}$) feature
 - If either V_{CC} supply is < 100 mV or disconnected, all I/O's get pulled-down and then become high-impedance
- I_{off} supports partial-power-down mode operation
- Compatible with LVC family level shifters
- Control logic (DIR and \overline{OE}) are referenced to V_{CCA}
- Operating temperature from –40°C to +125°C
- Latch-up performance exceeds 100 mA per JESD 78. class II
- ESD protection exceeds JESD 22
 - 4000-V human-body model
 - 1000-V charged-device model

2 Applications

- Eliminate slow or noisy input signals
- Driving indicator LEDs or buzzers
- Debouncing a mechanical switch
- General purpose I/O level shifting


3 Description

The SN74LXC1T45-Q1 is a 1-bit, dual-supply noninverting bidirectional voltage level translation device. The I/O pin A and control pin (DIR) are referenced to V_{CCA} logic levels, and the I/O pin B are referenced to V_{CCB} logic levels. The A pin is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B pin can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A. See Device Functional Modes for a summary of the operation of the control logic.

Package Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT (DRL) (6)	1.60 mm × 1.20 mm
SN74LXC1T45-Q1	SON (DRY) (6)	1.45 mm × 1.00 mm
	SC70 (DCK) (6)	2.00 mm × 1.25 mm

For all available packages, see the orderable addendum at the end of the data sheet.



SN74LXC1T45-Q1 Block Diagram




Table of Contents

1 Features1	8.1 Overview	. 19
2 Applications 1	8.2 Functional Block Diagram	. 19
3 Description1	8.3 Feature Description	.19
4 Revision History2	8.4 Device Functional Modes	.22
5 Pin Configuration and Functions3	9 Application and Implementation	. 23
6 Specifications4	9.1 Application Information	23
6.1 Absolute Maximum Ratings4	9.2 Enable Times	23
6.2 ESD Ratings4	9.3 Typical Application	23
6.3 Recommended Operating Conditions5	10 Power Supply Recommendations	.24
6.4 Thermal Information5	11 Layout	. 24
6.5 Electrical Characteristics6	11.1 Layout Guidelines	24
6.6 Switching Characteristics, V _{CCA} = 1.2 ± 0.1 V9	11.2 Layout Example	24
6.7 Switching Characteristics, V _{CCA} = 1.5 ± 0.1 V 10	12 Device and Documentation Support	.25
6.8 Switching Characteristics, V _{CCA} = 1.8 ± 0.15 V 11	12.1 Device Support	25
6.9 Switching Characteristics, V _{CCA} = 2.5 ± 0.2 V 12	12.2 Documentation Support	25
6.10 Switching Characteristics, V _{CCA} = 3.3 ± 0.3 V 13	12.3 Receiving Notification of Documentation Updates	. 25
6.11 Switching Characteristics, V _{CCA} = 5.0 ± 0.5 V 14	12.4 Support Resources	25
6.12 Switching Characteristics: T _{sk} , T _{MAX} 15	12.5 Trademarks	
6.13 Operating Characteristics15	12.6 Electrostatic Discharge Caution	.25
6.14 Typical Characteristics16	12.7 Glossary	.25
7 Parameter Measurement Information17	13 Mechanical, Packaging, and Orderable	
7.1 Load Circuit and Voltage Waveforms17	Information	. 25
8 Detailed Description19		

4 Revision History

DATE	REVISION	NOTES
August 2022	*	Initial Release

5 Pin Configuration and Functions



(Top View)




Figure 5-3. DRY Package Preview, 6-Pin SON (Top View)

Table 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION						
NAME	NO.	1112	DESSIAN HON						
V _{CCA} 1		_	A-port supply voltage. 1.1 V \leq V _{CCA} \leq 5.5 V.						
GND 2		_	Ground.						
Α	3	I/O	Input or output A. Referenced to V _{CCA} .						
В	4	I/O	Input or output B. Referenced to V _{CCB} .						
DIR	5	I	Direction-control signal for all ports. Referenced to V _{CCA} .						
V _{CCB}	6	_	B-port supply voltage. 1.1 V ≤ V _{CCB} ≤ 5.5 V.						

(1) I = Input, O = Output, GND = ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage A		-0.5	6.5	V
V _{CCB}	Supply voltage B		-0.5	6.5	V
		I/O Ports (A Port)	-0.5	6.5	
VI	Input Voltage ⁽²⁾	I/O Ports (B Port)	-0.5	6.5	V
		Control Inputs	-0.5	6.5	
.,	Voltage applied to any output in the high-impedance or power-off	A Port	-0.5	6.5	.,
Vo	state ⁽²⁾	B Port	-0.5	6.5	V
.,	Value as a sufficient to a superior that the birth and accordance (2) (3)	A Port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage applied to any output in the high or low state ^{(2) (3)}	B Port		V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	-50		mA
I _{OK}	Output clamp current	V _O < 0	-50		mA
Io	Continuous output current	,	-50	50	mA
	Continuous current through V _{CC} or GND		-200	200	mA
Tj	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, this device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

				MIN	MAX	UNIT		
V _{CCA}	Supply voltage A			1.1	5.5	V		
V _{CCB}	Supply voltage B			1.1	5.5	V		
			V _{CCO} = 1.1 V		-0.1			
			V _{CCO} = 1.4 V		-4			
	High lovel output a	urront	V _{CCO} = 1.65 V		-8	mA		
I _{OH}	High-level output o	urrent	V _{CCO} = 2.3 V		-12	IIIA		
			V _{CCO} = 3 V		-24			
			V _{CCO} = 4.5 V		-32			
			V _{CCO} = 1.1 V		0.1			
			V _{CCO} = 1.4 V		4			
	Law lavel output or	urrant	V _{CCO} = 1.65 V		8	^		
I _{OL}	Low-level output co	urrent	V _{CCO} = 2.3 V		12	mA		
			V _{CCO} = 3 V		24			
			V _{CCO} = 4.5 V		32			
VI	Input voltage (3)			0	5.5	V		
V	Output valtas	Active State		0	V _{CCO}	V		
/ ₀	Output voltage	Tri-State	0	5.5	, v			
T _A	Output voltage Tri-State Operating free-air temperature			-40	125	°C		

⁽¹⁾ V_{CCI} is the V_{CC} associated with the input port.

6.4 Thermal Information

			SN74LXC1T45-Q1		
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	DRL (SOT)	DRY (SON)	UNIT
		6 PINS	6 PINS	6 PINS	_
$R_{\theta JA}$	Junction-to-ambient thermal resistance	216.1	TBD	293.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	143.6	TBD	184.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.9	TBD	164.9	°C/W
Y _{JT}	Junction-to-top characterization parameter	58.5	TBD	28.3	°C/W
Y _{JB}	Junction-to-board characterization parameter	75.6	TBD	164.0	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	N/A	TBD	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ V_{CCO} is the V_{CC} associated with the output port.

⁽³⁾ All control inputs and data I/Os of this device have weak pulldowns to ensure the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I_I specification indicated under *Electrical Characteristics*.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1) (2)

PARAMETER		TEST				O	peratin	g free	air tempera	ture (T	A)	
PARAMETER		CONDITIONS	V _{CCA}	V _{CCB}		25°C		–40°	C to 85°C	–40°	C to 125°C	UNI
					MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	
			1.1 V	1.1 V				0.44	0.88	0.44	0.88	
			1.4 V	1.4 V				0.60	0.98	0.60	0.98	
		Data Inputs	1.65 V	1.65 V				0.76	1.13	0.76	1.13	
		(Ax, Bx) (Referenced to	2.3 V	2.3 V				1.08	1.56	1.08	1.56	V
		V _{CCI})	3 V	3 V				1.48	1.92	1.48	1.92	
	Positive-		4.5 V	4.5 V				2.19	2.74	2.19	2.74	
V_{T+}	going input-		5.5 V	5.5 V				2.65	3.33	2.65	3.33	
v +	threshold voltage		1.1 V	1.1 V				0.44	0.88	0.44	0.88	
	voltage		1.4 V	1.4 V				0.60	0.98	0.60	0.98	
		Control Input	1.65 V	1.65 V				0.76	1.13	0.76	1.13	
		(DIR) (Referenced to	2.3 V	2.3 V				1.08	1.56	1.08	1.56	V
		V _{CCA})	3 V	3 V				1.48	1.92	1.48	1.92	
			4.5 V	4.5 V				2.19	2.74	2.19	2.74	
			5.5 V	5.5 V				2.65	3.33	2.65	3.33	
		Data Inputs (Ax, Bx) (Referenced to	1.1 V	1.1 V				0.17	0.48	0.17	0.48	
	Negative- going input- threshold		1.4 V	1.4 V				0.28	0.59	0.28	0.59	
			1.65 V	1.65 V				0.35	0.69	0.35	0.69	V
			2.3 V	2.3 V				0.56	0.97	0.56	0.97	
		V _{CCI})	3 V	3 V				0.89	1.5	0.89	1.5	
			4.5 V	4.5 V				1.51	1.97	1.51	1.97	
. ,			5.5 V	5.5 V				1.88	2.4	1.88	2.4	
V _{T-}			1.1 V	1.1 V				0.17	0.48	0.17	0.48	V
	voltage		1.4 V	1.4 V				0.28	0.6	0.28	0.6	
		Control Input	1.65 V	1.65 V				0.35	0.71	0.35	0.71	
		(DIR) (Referenced to	2.3 V	2.3 V				0.56	1	0.56	1	
		V _{CCA})	3 V	3 V				0.89	1.5	0.89	1.5	
			4.5 V	4.5 V				1.51	2	1.51	2	
			5.5 V	5.5 V				1.88	2.46	1.88	2.46	1
			1.1 V	1.1 V				0.2	0.4	0.2	0.4	
			1.4 V	1.4 V				0.25	0.5	0.25	0.5	
		Data Inputs	1.65 V	1.65 V				0.3	0.55	0.3	0.55	
		(Ax, Bx) (Referenced to	2.3 V	2.3 V				0.38	0.65	0.38	0.65	V
		V _{CCI})	3 V	3 V				0.46	0.72	0.46	0.72	
		30.,	4.5 V	4.5 V				0.58	0.93	0.58	0.93	
	Input- threshold		5.5 V	5.5 V				0.69	1.06	0.69	1.06	
ΔV_T	hysteresis		1.1 V	1.1 V				0.2	0.4	0.2		
	$(V_{T+}-V_{T-})$		1.4 V	1.4 V				0.25	0.5	0.25	0.5	-
		Control Input	1.65 V	1.65 V				0.3	0.55	0.3	0.55	-
		(DIR)	2.3 V	2.3 V				0.38	0.65	0.38	0.65	-
		(Referenced to V _{CCA})	3 V	3 V				0.46	0.72	0.46	0.72	
		*CCA)	4.5 V	4.5 V				0.58	0.72	0.58	0.72	-
			5.5 V	5.5 V				0.69	1.06	0.69	1.06	-



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2)

PARAMETER						O	peratir	ng free	air ter	npera	ture (T	A)		
PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}		25°C		-40°	C to 8	5°C	-40°	C to 12	25°C	UNIT
		CONDITIONS			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		I _{OH} = -100 μA	1.1 V – 5.5 V	1.1 V – 5.5 V				V _{CCO} - 0.1			V _{CCO} - 0.1			
	Lligh lovel	I _{OH} = -4 mA	1.4 V	1.4 V				1			1			
V_{OH}	High-level output	I _{OH} = -8 mA	1.65 V	1.65 V				1.2			1.2			V
0	voltage (3)	I _{OH} = -12 mA	2.3 V	2.3 V				1.9			1.9			
		I _{OH} = -24 mA	3 V	3 V				2.4			2.4			
		I _{OH} = -32 mA	4.5 V	4.5 V				3.8	-		3.8			
		I _{OL} = 100 μA	1.1 V – 5.5 V	1.1 V – 5.5 V						0.1			0.1	
		I _{OL} = 4 mA	1.4 V	1.4 V						0.3			0.3	
.,	Low-level	I _{OL} = 8 mA	1.65 V	1.65 V						0.45			0.45	.,
V_{OL}	output voltage ⁽⁴⁾	I _{OL} = 12 mA	2.3 V	2.3 V						0.3			0.3	V
		I _{OL} = 24 mA	3 V	3 V					-	0.55			0.55	
		I _{OL} = 32 mA	4.5 V	4.5 V						0.55			0.55	
	Input	Control input (DIR) V _I = V _{CCA} or GND	1.1 V – 5.5 V	1.1 V – 5.5 V	-0.1		1	-0.1	-	2	-0.1		2	μA
l _l	leakage current	Data Inputs ⁽⁵⁾ (Ax, Bx) V _I = V _{CCI} or GND	1.1 V – 5.5 V	1.1 V – 5.5 V	-0.3		1	-1		1	-2		2	μA
	Partial	A Port or B Port	0 V	0 V – 5.5 V	-1		1	-2		2	-2.5		2.5	
I _{off}	power down current	$V_1 \text{ or } V_0 = 0 \text{ V} - 5.5 \text{ V}$	0 V – 5.5 V	0 V	-1		1	-2		2	-2.5		2.5	μA
	Floating		Floating (6)	0 V – 5.5 V	-1.5		1.5	-2		2	-2.5		2.5	
I _{off-} float	supply Partial power down current	A Port or B Port V _I or V _O = GND	0 V – 5.5 V	Floating ⁽⁶⁾	-1.5		1.5	-2		2	-2.5		2.5	μA
			1.1 V – 5.5 V	1.1 V – 5.5 V			2			2			4	
		$V_I = V_{CCI}$ or GND $I_O = 0$	0 V	5.5 V	-0.2			-0.5			-1			
I_{CCA}	V _{CCA} supply current	10 - 0	5.5 V	0 V			1			1			2	μΑ
		V _I = GND I _O = 0	5.5 V	Floating (6)			1			1			2	
			1.1 V – 5.5 V	1.1 V – 5.5 V			2			2			4	
		$V_I = V_{CCI}$ or GND	0 V	5.5 V			1			1			2	
I_{CCB}	V _{CCB} supply current	I _O = 0	5.5 V	0 V	-0.2			-0.5			-1			μΑ
	Janoni	V _I = GND I _O = 0	Floating (6)	5.5 V			1			1			2	
I _{CCA} + I _{CCB}	Combined supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	1.1 V – 5.5 V	1.1 V – 5.5 V			3			4			6	μА



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2)

DADAMETED					Operating free-air temperature (T _A)									
PA	RAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	25°C			-40°	C to 8	35°C	-40°	C to 12	25°C	UNIT
		CONDITIONS			MIN	TYP	MAX	MIN TYP MAX		MIN TYP MAX				
Δ I _{CCA}	V _{CCA} additional supply	Control input (DIR): $V_1 = V_{CCA} - 0.6 \text{ V}$ A port = VCCA or GND B Port = open	3.0 V – 5.5 V	3.0 V – 5.5 V						50			75	μА
	current per input	A Port: $V_I = V_{CCA} - 0.6 V$ DIR = V_{CCA} , B Port = open		3.0 V – 5.5 V						50			75	
Δ I _{CCB}	V _{CCB} additional supply current per input	B Port: V _I = V _{CCB} - 0.6 V DIR = GND, A Port = open	3.0 V – 5.5 V	3.0 V – 5.5 V						50			75	μА
C _i	Control Input Capacitanc e	V _I = 3.3 V or GND	3.3 V	3.3 V		2.2				5			5	pF
C _{io}	Data I/O Capacitanc e	$V_{\rm CCO}$ = 0 V $V_{\rm O}$ = 1.65 V DC +1 MHz -16 dBm sine wave	3.3 V	3.3 V		4.3				10.5			10.5	pF

- (1)
- (2)
- (3)
- (4)
- V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. Tested at $V_I = V_{T+(MAX)}$. Tested at $V_I = V_{T-(MIN)}$. For I/O ports, the parameter I_I includes the I_{OZ} current. Floating is defined as a node that is both not actively driven by an external device and has leakage not exceeding 10 nA.



6.6 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1 \text{ V}$

									B-Port S	Supply	Voltage (V _{CC}	в)									
	PARAMETER	FROM	то	Test Conditions	1.2 ± 0.1	V	1.5 ± 0.1	V	1.8 ± 0.1	5 V	2.5 ± 0.2	V	3.3 ± 0.3	3 V	5.0 ± 0	.5 V	UNIT				
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX					
		Α	В	-40°C to 85°C	6	85	4	41	3	36	1	33	1	34	1	44					
	Propagation	^		-40°C to 125°C	6	85	4	41	3	36	1	33	1	34	1	44	ns				
t _{pd}	delay	В	Р	Α	-40°C to 85°C	6	85	5	71	4	67	3	60	3	57	3	58	1115			
		В		-40°C to 125°C	6	85	5	71	4	67	3	60	3	57	3	58					
	DIR Disable time	DIB	Α	-40°C to 85°C	5	53	5	53	5	53	5	53	5	53	4	53					
		DIK	^	-40°C to 125°C	5	53	5	53	5	53	5	53	5	53	4	53]				
t _{dis}		DIR	В	-40°C to 85°C	10	85	7	47	6	41	5	34	5	33	4	32	ns				
		DIK		-40°C to 125°C	10	85	7	47	6	41	5	34	5	33	4	32					
	DID	DID	DIR	DID	DID	DID	_	-40°C to 85°C	21	150	17	110	16	99	13	86	13	83	12	85	
	Enable time	DIK	A	-40°C to 125°C	21	150	17	110	16	99	13	86	13	83	12	85					
t _{en}	Enable time		DIB	DIB	DID	Р	-40°C to 85°C	16	118	14	89	13	84	12	81	11	82	11	92	ns	
	DI		DIR B	-40°C to 125°C	16	118	14	89	13	84	12	81	11	82	11	92					



6.7 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

									B-Port	Supply	Voltage (V _{CC}	:B)					
	PARAMETER	FROM	то	Test Conditions	1.2 ± 0.1	٧	1.5 ± 0.1	٧	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3 ± 0.3	3 V	5.0 ± 0.5	5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	
		Α	В	-40°C to 85°C	5	71	3	29	1	24	1	20	1	19	1	19	
	Propagation	^		-40°C to 125°C	5	71	3	30	1	25	1	21	1	20	1	20	ns
t _{pd}	delay	В	Α	-40°C to 85°C	4	41	3	29	2	27	1	23	1	22	1	21	115
		В	A	-40°C to 125°C	4	41	3	30	2	27	1	24	1	22	1	22	
		DIR	Α	-40°C to 85°C	2	26	2	26	2	26	2	26	2	26	2	26	
	Disable time	DIK	A	-40°C to 125°C	2	27	2	27	2	27	2	27	2	27	2	27	ns
t _{dis}	Disable time	DIR	В	-40°C to 85°C	8	71	6	38	5	32	3	25	3	24	2	22	
		DIK	В	-40°C to 125°C	8	71	6	39	5	34	3	26	3	25	2	23	
		DIR	Α	-40°C to 85°C	17	106	13	63	12	54	9	44	9	41	8	39	
	Enable time	DIK	A	-40°C to 125°C	17	106	13	64	12	56	9	45	9	42	8	40	
t _{en}	Eliable iille	DIR	В	-40°C to 85°C	12	90	10	51	9	45	8	40	7	39	7	39	ns
		DIIX	0	-40°C to 125°C	12	90	10	51	9	47	8	42	7	40	7	40	

Product Folder Links: SN74LXC1T45-Q1



6.8 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

				_ ,					B-Port S	Supply	Voltage (V _{CC}	:в)					
	PARAMETER	FROM	то	Test Conditions	1.2 ± 0.1	٧	1.5 ± 0.1	V	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3 ± 0	.3 V	5.0 ±	0.5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN T	YP MAX	
		Α	В	-40°C to 85°C	4	67	2	27	1	22	1	18	1	16	1	16	
	Propagation	A		-40°C to 125°C	4	67	2	27	1	22	1	18	1	17	1	16	ns
t _{pd}	delay	В	Α	-40°C to 85°C	3	36	1	24	1	22	1	19	1	18	1	17	
		В	^	-40°C to 125°C	3	36	1	25	1	22	1	19	1	18	1	18	
		DIR	Α	-40°C to 85°C	2	21	2	21	2	21	2	21	2	21	1	21	
	Disable time	DIK	^	-40°C to 125°C	2	22	2	22	2	22	2	22	2	22	1	22	ns
t _{dis}	Disable liffle	DIR	В	-40°C to 85°C	7	65	5	35	4	29	2	22	2	21	1	19	
		DIIX		-40°C to 125°C	7	65	5	36	4	30	2	24	2	22	1	20]
		DIR	Α	-40°C to 85°C	15	96	11	54	10	46	8	36	7	34	6	31	
	Enable time	DIK	A	-40°C to 125°C	15	96	11	56	10	48	8	38	7	35	6	33	
t _{en}	Enable time	DIR	В	-40°C to 85°C	11	80	9	42	7	37	7	33	6	31	6	30	ns
		אוט	P	-40°C to 125°C	11	80	9	43	7	39	7	34	6	33	6	32	



6.9 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

									B-Port	Supply	Voltage (V _{CC}	:B)					
	PARAMETER	FROM	то	Test Conditions	1.2 ± 0.1	٧	1.5 ± 0.1	٧	1.8 ± 0.1	15 V	2.5 ± 0.2	: V	3.3 ± 0.	3 V	5.0 ± 0	.5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	
		Α	В	-40°C to 85°C	3	60	1	23	1	19	1	15	1	14	1	13	
	Propagation			-40°C to 125°C	3	60	1	24	1	19	1	15	1	14	1	13	ns
t _{pd}	delay	В	Α	-40°C to 85°C	1	33	1	20	1	18	1	15	1	14	1	14	
		В		-40°C to 125°C	1	33	1	21	1	18	1	15	1	14	1	14	
		DIR	Α	-40°C to 85°C	1	15	1	15	1	15	1	15	1	15	1	15	
	Disable time	DIK	A	-40°C to 125°C	1	15	1	15	1	15	1	15	1	15	1	15	ns
t _{dis}	Disable time	DIR	В	-40°C to 85°C	5	54	4	30	3	25	2	19	2	18	1	16	
		DIK	В	-40°C to 125°C	5	54	4	31	3	26	2	21	2	19	1	17	
		DIR	Α	-40°C to 85°C	12	82	9	44	8	37	6	29	6	27	5	24	
	Enable time	DIK	A	-40°C to 125°C	12	82	9	45	8	39	6	31	6	29	5	26	
t _{en}	Enable time	DIR	В	-40°C to 85°C	8	67	6	33	5	29	4	25	4	23	4	22	ns
		אוט	٥	-40°C to 125°C	8	67	6	34	5	30	4	26	4	24	4	23	



6.10 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 V$

									B-Port S	Supply	Voltage (V _{CC}	:в)					
	PARAMETER	FROM	то	Test Conditions	1.2 ± 0.1	V	1.5 ± 0.1	V	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3 ± 0	.3 V	5.0 ±	: 0.5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN T	YP MAX	
		Α	В	-40°C to 85°C	3	57	1	22	1	18	1	14	1	13	1	12	
	Propagation	A		-40°C to 125°C	3	57	1	22	2	18	1	14	1	13	1	12	ns
t _{pd}	delay	В	Α	-40°C to 85°C	1	34	1	19	1	16	1	13	1	13	1	12	
		В	^	-40°C to 125°C	1	34	1	20	1	17	1	14	1	13	1	12	
		DIR	Α	-40°C to 85°C	1	14	1	14	1	14	1	14	1	14	1	14	
	Disable time	DIK	^	-40°C to 125°C	1	14	1	14	1	14	1	14	1	14	1	14	ns
t _{dis}	Disable liffle	DIR	В	-40°C to 85°C	5	49	3	27	3	23	1	18	2	17	1	15	
		DIK		-40°C to 125°C	5	49	3	28	3	24	1	19	2	18	1	16	
		DIR	Α	-40°C to 85°C	12	78	8	39	7	33	6	26	5	25	4	22	
	Enable time	DIK	A	-40°C to 125°C	12	78	8	40	7	35	6	28	5	26	4	23	
t _{en}	Enable time	DIR	В	-40°C to 85°C	8	64	6	30	5	26	4	23	4	21	4	20	ns
		אוט	P	-40°C to 125°C	8	64	6	31	5	27	4	24	4	22	4	21	1



6.11 Switching Characteristics, $V_{CCA} = 5.0 \pm 0.5 \text{ V}$

									B-Port S	Supply	Voltage (V _{CC}	:B)					
	PARAMETER	FROM	то	Test Conditions	1.2 ± 0.1	٧	1.5 ± 0.1	V	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3	± 0.3 V	5.0 :	t 0.5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN .	TYP MAX	MIN T	YP MAX	
		Α	В	-40°C to 85°C	3	58	1	21	1	17	1	14	1	12	1	11	
	Propagation	A	В	-40°C to 125°C	3	58	1	22	1	18	1	14	1	13	1	11]
t _{pd}	delay	В	Α	-40°C to 85°C	1	44	1	19	1	16	1	13	1	12	1	11	ns
		В	A	-40°C to 125°C	1	44	1	20	1	16	1	13	1	12	1	11	
		DIR	Α	-40°C to 85°C	1	12	1	12	1	12	1	12	1	12	1	12	
	Disable time	DIK	A	-40°C to 125°C	1	12	1	12	1	12	1	12	1	12	1	12	
t _{dis}	Disable time	DIR	В	-40°C to 85°C	5	48	3	26	3	21	1	16	2	16	1	14	ns
		DIK	В	-40°C to 125°C	5	48	3	26	3	22	1	17	2	17	1	15	
		DIR	Α	-40°C to 85°C	11	87	8	38	7	31	5	24	5	22	4	20	
	Enable time	DIK	A	-40°C to 125°C	11	87	8	39	7	32	5	25	5	24	4	21	1
t _{en}	Eliable tille	DIR	В	-40°C to 85°C	7	63	5	28	4	24	3	20	3	19	2	18	ns
		אוט	0	-40°C to 125°C	7	63	5	28	4	25	3	21	3	19	2	18]



6.12 Switching Characteristics: T_{sk}, T_{MAX}

over operating free-air temperature range (unless otherwise noted)

						ting fre erature		
PARAMETER	TEST CONDI	TIONS	V _{CCI}	V _{cco}	-40°(C to 12	5°C	UNIT
					MIN	TYP	MAX	
			3.0 V – 3.6 V	4.5 V – 5.5 V	200	420		
			2.25 V – 2.75 V	4.5 V – 5.5 V	150	300		
			1.65 V – 1.95 V	4.5 V – 5.5 V	100	200		
		Up Translation	1.1 V – 1.3 V	4.5 V – 5.5 V	20	40		
			1.65 V – 1.95 V	3.0 V – 3.6 V	100	210		
	50% Duty Cycle Input		1.1 V – 1.3 V	3.0 V – 3.6 V	10	20		
T _{MAX} - Maximum	One channel switching		1.1 V – 1.3 V	1.65 V – 1.95 V	5	10		Mbps
Data Rate	20% of pulse > 0.7*V _{CCO}		4.5 V – 5.5 V	3.0 V – 3.6 V	100	210		Minhe
	20% of pulse < 0.3*V _{CCO}		4.5 V – 5.5 V	2.25 V – 2.75 V	75	140		
			4.5 V – 5.5 V	1.65 V – 1.95 V	50	75		
		Down Translation	4.5 V – 5.5 V	1.1 V – 1.3 V	15	30		
			3.0 V – 3.6 V	1.65 V – 1.95 V	40	75		
			3.0 V – 3.6 V	1.1 V – 1.3 V	10	20		
			1.65 V – 1.95 V	1.1 V – 1.3 V	5	10		

6.13 Operating Characteristics

 $T_{\Lambda} = 25^{\circ}C^{(1)}$

				Su	pply Voltage	(V _{CCB} = V _{CC}	ca)		
	PARAMETER	Test Conditions	1.2 ± 0.1 V	1.5 ± 0.1 V	1.8 ± 0.15 V	2.5 ± 0.2 V	3.3 ± 0.3 V	5.0 ± 0.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	TYP	
	A to B	A Port	3.2	3.4	3.5	3.7	3.9	5.1	
C _{pdA} (2)	B to A	CL = 0, $RL = Openf = 10$ MHz $t_{rise} = t_{fall} = 1$ ns	19.4	19.6	19.8	20.4	21.8	25.7	pF
	A to B	B Port	19.3	19.5	19.7	20.4	21.6	25.3	
C _{pdB} (2)	B to A	CL = 0, $RL = Openf = 10$ MHz $t_{rise} = t_{fall} = 1$ ns	3.3	3.5	3.6	4.0	4.4	5.0	pF

For more information about power dissipation capacitance, see the CMOS Power Consumption and C_{pd} Calculation application report. C_{pdB} are repectively A-Port and B-Port power dissipation capacitances per transceiver.



6.14 Typical Characteristics




Figure 6-1. Typical (T_A =25°C) Output High Voltage (V_{OH}) vs Source Current (I_{OH})




Figure 6-2. Typical (T_A =25°C) Output High Voltage (V_{OH}) vs Source Current (I_{OH})




Figure 6-3. Typical (T_A =25°C) Output High Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 6-4. Typical (T_A =25°C) Output High Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 6-5. Typical (T_A=25°C) Supply Current (I_{CC}) vs Input Voltage (V_{IN})




Figure 6-6. Typical (T_A =25°C) Supply Current (I_{CC}) vs Input Voltage (V_{IN})




7 Parameter Measurement Information

7.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f = 1 MHz
- Z_O = 50 Ω
- Δt/ΔV ≤ 1 ns/V




C_L includes probe and jig capacitance.

Figure 7-1. Load Circuit


Table 7-1. Load Circuit Conditions

	Parameter	V _{cco}	R_L	CL	S ₁	V _{TP}
t _{pd}	Propagation (delay) time	1.1 V – 5.5 V	2 kΩ	15 pF	Open	N/A
		1.1 V – 1.6 V	2 kΩ	15 pF	2 × V _{CCO}	0.1 V
t _{en} , t _{dis}	Enable time, disable time	1.65 V – 2.7 V	2 kΩ	15 pF	2 × V _{CCO}	0.15 V
		3.0 V – 5.5 V	2 kΩ	15 pF	2 × V _{CCO}	0.3 V
		1.1 V – 1.6 V	2 kΩ	15 pF	GND	0.1 V
t _{en} , t _{dis}	Enable time, disable time	1.65 V – 2.7 V	2 kΩ	15 pF	GND	0.15 V
		3.0 V – 5.5 V	2 kΩ	15 pF	GND	0.3 V



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1


Figure 7-2. Propagation Delay



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified $R_L,\,C_L,$ and S_1

Figure 7-3. Input Transition Rise and Fall Rate





- 1. Illustrative purposes only. Enable time is a calculation as described in *Enable Times*.
- 2. Output waveform on the condition that input is driven to a valid Logic low.
- 3. Output waveform on the condition that input is driven to a valid Logic high.
- 4. V_{CCI} is the supply pin associated with the input port.
- 5. V_{CCO} is the supply pin associated with the output port.
- 6. V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .

Figure 7-4. Enable Time And Disable Time

8 Detailed Description

8.1 Overview

The SN74LXC1T45-Q1 is a 1-bit translating transceiver that uses two individually configurable power-supply rails. The device is operational with both V_{CCA} and V_{CCB} supplies as low as 1.1 V and as high as 5.5 V. Additionally, the device can be operated with $V_{CCA} = V_{CCB}$. The A port is designed to track V_{CCA} , and the B port is designed to track V_{CCB} .


The SN74LXC1T45-Q1 device is designed for asynchronous communication between devices and transmits data from A to B or from B to A based on the logic level of the direction-control input (DIR). The control pins of the SN74LXC1T45-Q1 (DIR) is referenced to V_{CCA} . The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

This device is fully specified for partial-power-down applications using the I_{off} current. The I_{off} protection circuitry ensures that no excessive current is drawn from or sourced into an input, output, or I/O while the device is powered down.

The V_{CC} isolation or V_{CC} disconnect feature ensures that if either V_{CC} is less than 100 mV or disconnected with the complementary supply within the recommended operating conditions, then both I/O ports are weakly pulled-down and then set to the high-impedance state by disabling their outputs while the supply current is maintained. The $I_{off-float}$ circuitry ensures that no excessive current is drawn from or sourced into an input, output, or I/O while the supply is floating.

Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 CMOS Schmitt-Trigger Inputs with Integrated Pulldowns

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law $(R = V \div I)$.

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics*, which makes this device extremely tolerant to slow or noisy inputs. Driving the inputs slowly will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, see *Understanding Schmitt Triggers*.



8.3.1.1 I/O's with Integrated Dynamic Pull-Down Resistors

Input circuits of the data I/O's are always active even when the device is disabled. It is recommended to keep a valid voltage level at the I/O's to avoid high current consumption. To help avoid floating inputs on the I/O's during disabling, this device has $100\text{-k}\Omega$ typical integrated weak dynamic pull-downs on all data I/O's. When the device is disabled, the dynamic pull-downs are activated for only a short period of time to help drive and keep low any floating inputs before the device I/O's become high impedance. If the I/O lines are floated after the device is disabled, then it is recommended to keep them at a valid input voltage level using the external pull-downs. This feature is ideal for loads of 30 pF or less. If greater capactive loading is present, then external pull-downs are recommended. If an external pull-up is required, then it should be no larger than $15 \text{ k}\Omega$ to avoid contention with the $100 \text{ k}\Omega$ internal pull-down.

8.3.1.2 Control Inputs with Integrated Static Pull-Down Resistors

Similar to the data I/O's, a floating control input can cause high current consumption. To help avoid this concern, this device has integrated weak static pull-downs of $5\text{-}M\Omega$ typical on the control input (DIR). These pull-downs are always present. For example, if the DIR pin is left floating, then the B port will be configured as an input and the A port configured as an output.

8.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

8.3.3 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

8.3.4 V_{CC} Isolation and V_{CC} Disconnect (I_{off-float})

This device has I/O's with Integrated Dynamic Pull-Down Resistors. The I/O's will get pulled down and then enter a high-impedance state when either supply is < 100 mV or left floating (disconnected), while the other supply is still connected to the device. It is recommended that the I/O's for this device are not driven and kept at a logic low state prior to floating (disconnecting) either supply.

The maximum supply current is specified by I_{CCx} , while V_{CCx} is floating, in the *Electrical Characteristics*. The maximum leakage into or out of any input or output pin on the device is specified by $I_{off(float)}$ in the *Electrical Characteristics*.

Product Folder Links: SN74LXC1T45-Q1




Figure 8-1. V_{CC} Disconnect Feature

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

8.3.6 Glitch-Free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low or vice versa). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral.

8.3.7 Negative Clamping Diodes

Figure 8-2 shows the inputs and outputs to this device that have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative voltage and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.




Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.8 Fully Configurable Dual-Rail Design

Both the V_{CCA} and V_{CCB} pins can be supplied at any voltage from 1.1 V to 5.5 V, making the device suitable for translating between any of the voltage nodes (1.2 V, 1.5 V, 1.8 V, 3.3 V, and 5.0 V).

8.3.9 Supports High-Speed Translation

The SN74LXC1T45-Q1 device can support high data rate applications. The translated signal data rate can be up to 420 Mbps when the signal is translated from 3.3 V to 5.0 V.

8.4 Device Functional Modes

Table 8-1. Function Table

CONTROL INPUTS (1)	PORT	STATUS	OPERATION
DIR	A PORT	B PORT	OFERATION
L	Output (Enabled)	Input (Hi-Z)	B data to A bus
Н	Input (Hi-Z)	Output (Enabled)	A data to B bus

(1) Input circuits of the data I/Os are always active and should be kept at a valid logic level.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LXC1T45-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74LXC1T45-Q1 device is ideal for use in applications where a push-pull driver is connected to the data I/O. The maximum data rate can be up to 420 Mbps when the device translates a signal from 3.3 V to 5.0 V.

9.2 Enable Times

Calculate the enable times for the SN74LXC1T45-Q1 using the following formulas:

$$t_{A \text{ en}}$$
 (DIR to A) = t_{dis} (DIR to B) + t_{pd} (B to A) (1)

$$t_{B \text{ en}} \text{ (DIR to B)} = t_{dis} \text{ (DIR to A)} + t_{pd} \text{ (A to B)}$$

In a bidirectional application, these enable times provide the maximum delay time from the time the DIR bit is switched until an output is expected. For example, if the SN74LXC1T45-Q1 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled (t_{dis}) before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay (t_{pd}) . To avoid bus contention, care should be taken to not apply an input signal prior to the output being disabled (t_{dis}) maximum.

9.3 Typical Application




Figure 9-1. LED Driver Application

9.3.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	1.1 V to 5.5 V
Output voltage range	1.1 V to 5.5 V



9.3.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the SN74LXC1T45-Q1 device to determine the input voltage range. For a valid logic-high, the value must exceed the positive-going input-threshold voltage (V_{t+}) of the input port. For a valid logic low the value must be less than the negative-going input-threshold voltage (V_{t-}) of the input port.
- · Output voltage range
 - Use the supply voltage of the device that the SN74LXC1T45-Q1 device is driving to determine the output voltage range.

10 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any supply sequencing requirements such as ramp order or ramp rate.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices, as described in Glitch-free Power Supply Sequencing.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1 µF capacitor is recommended, but transient performance can be improved by having both 1 µF and 0.1 µF capacitors in parallel as bypass capacitors.
- The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing.

11.2 Layout Example




Figure 11-1. Layout Example - SN74LXC1T45-Q1

12 Device and Documentation Support

12.1 Device Support

12.1.1 Regulatory Requirements

No statutory or regulatory requirements apply to this device.

There are no special characteristics for this product.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Understanding Schmitt Triggers application report

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 20-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LXC1T45QDCKRQ1	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2NMT	Samples
SN74LXC1T45QDRYRQ1	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 20-Oct-2022

OTHER QUALIFIED VERSIONS OF SN74LXC1T45-Q1:

Catalog : SN74LXC1T45


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Oct-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LXC1T45QDCKRQ1	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LXC1T45QDRYRQ1	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1

www.ti.com 30-Oct-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LXC1T45QDCKRQ1	SC70	DCK	6	3000	190.0	190.0	30.0
SN74LXC1T45QDRYRQ1	SON	DRY	6	5000	189.0	185.0	36.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated