



## N-channel 600 V, 350 mΩ typ., 11 A MDmesh M2 Power MOSFET in an IPAK package

### Features



IPAK



Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STU13N60M2	600 V	380 mΩ	11 A

- Extremely low gate charge
- Excellent output capacitance (C<sub>oss</sub>) profile
- 100% avalanche tested
- Zener-protected

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.



#### Product status link

[STU13N60M2](#)

#### Product summary

Order code	STU13N60M2
Marking	13N60M2
Package	IPAK
Packing	Tube

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 25$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	11	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	7	
$I_{DM}^{(1)}$	Drain current (pulsed)	44	A
$P_{TOT}$	Total power dissipation at $T_C = 25^\circ\text{C}$	110	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	50	V/ns
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating junction temperature range		$^\circ\text{C}$

1. Pulse width is limited by safe operating area.
2.  $I_{SD} \leq 11 \text{ A}$ ,  $di/dt \leq 400 \text{ A}/\mu\text{s}$ ,  $V_{DS} \text{ (peak)} < V_{(BR)DSS}$ ,  $V_{DD} = 400 \text{ V}$ .
3.  $V_{DS} \leq 480 \text{ V}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	1.14	$^\circ\text{C}/\text{W}$
$R_{thJA}$	Thermal resistance, junction-to-ambient	100	$^\circ\text{C}/\text{W}$

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AR}$	Avalanche current, repetitive or non-repetitive (pulse width limited by $T_J$ max.)	2.8	A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	125	mJ

## 2 Electrical characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified.

**Table 4. On/off-state**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_C = 125^\circ\text{C}$ <sup>(1)</sup>			100	
$I_{\text{GSS}}$	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 5.5 \text{ A}$		350	380	$\text{m}\Omega$

1. Specified by design, not tested in production.

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	580	-	pF
$C_{oss}$	Output capacitance		-	32	-	pF
$C_{rss}$	Reverse transfer capacitance		-	1.1	-	pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	120	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	6.6	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 11 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 14. Test circuit for gate charge behavior)	-	17	-	nC
$Q_{gs}$	Gate-source charge		-	2.5	-	nC
$Q_{gd}$	Gate-drain charge		-	9	-	nC

1.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 5.5 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	11	-	ns
$t_r$	Rise time		-	10	-	ns
$t_{d(off)}$	Turn-off delay time		-	41	-	ns
$t_f$	Fall time		-	9.5	-	ns


**Table 7. Source-drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		11	A
$I_{SDM}$ <sup>(1)</sup>	Source-drain current (pulsed)		-		44	A
$V_{SD}$ <sup>(2)</sup>	Forward on voltage	$I_{SD} = 11 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 11 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD} = 60 \text{ V}$	-	297		ns
$Q_{rr}$	Reverse recovery charge	$(\text{see Figure 15. Test circuit for inductive load switching and diode recovery times})$	-	2.8		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	$I_{SD} = 11 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD} = 60 \text{ V}, T_J = 150 \text{ }^\circ\text{C}$	-	18.5		A
$t_{rr}$	Reverse recovery time	$(\text{see Figure 15. Test circuit for inductive load switching and diode recovery times})$	-	394		ns
$Q_{rr}$	Reverse recovery charge		-	3.8		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	19		A


1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Normalized transient thermal impedance**




**Figure 3. Typical output characteristics**




**Figure 4. Typical transfer characteristics**




**Figure 5. Typical gate charge characteristics**




**Figure 6. Typical capacitance characteristics**




**Figure 7. Normalized gate threshold vs temperature**




**Figure 8. Normalized breakdown voltage vs temperature**




**Figure 9. Typical drain-source on-resistance**




**Figure 10. Normalized on-resistance vs temperature**



**Figure 11. Typical output capacitance stored energy**




**Figure 12. Typical reverse diode forward characteristics**




### 3 Test circuits

**Figure 13.** Test circuit for resistive load switching times




AM01468v1

**Figure 14.** Test circuit for gate charge behavior




AM01469v1

**Figure 15.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 16.** Unclamped inductive load test circuit




AM01471v1

**Figure 17.** Unclamped inductive waveform



AM01472v1

**Figure 18.** Switching time waveform




AM01473v1

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 IPAK (TO-251) type E package information

Figure 19. IPAK (TO-251) type E package outline



0068771\_E\_rev.16

**Table 8.** IPAK (TO-251) type E package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20	2.30	2.35
A1	0.90	1.00	1.10
b	0.66		0.79
b2			0.90
b4	5.23	5.33	5.43
c	0.46		0.59
c2	0.46		0.59
D	6.00	6.10	6.20
D1	5.30	5.53	5.75
E	6.50	6.60	6.70
E1	5.05	5.23	5.40
e	2.20	2.25	2.30
e1	4.40	4.50	4.60
H	16.18	16.48	16.78
L	9.00	9.30	9.60
L1	0.80	1.00	1.20
L2	0.90	1.08	1.25
Θ1	3°	5°	7°
Θ2	1°	3°	5°

## Revision history

Table 9. Document revision history

Date	Revision	Changes
18-Dec-2012	1	First release.
11-Apr-2013	2	<ul style="list-style-type: none"><li>– Added: note 3 in <i>Table 2</i></li><li>– Modified: <math>I_D</math> value on <i>Table 2</i>, <math>I_{AR}</math>, <math>I_{AS}</math> on <i>Table 4</i>, <math>R_{DS(on)}</math> on <i>Table 5</i></li><li>– Updated: typical values for <i>Table 6</i>, 7 and 8</li><li>– Modified: <i>Figure 1</i></li><li>– The part number STD13N60M2 has been moved to a separate datasheet</li><li>– Added: <i>Section 2.1: Electrical characteristics (curves)</i></li></ul>
17-Apr-2013	3	<ul style="list-style-type: none"><li>– Modified: <math>R_{thj-case}</math> value on <i>Table 3</i>, <math>t_{rr}</math>, <math>q_{rr}</math> values, and <math>t_{rr}</math> for <math>T_J = 150</math> °C on <i>Table 8</i></li><li>– Minor text changes</li></ul>
28-Jun-2013	4	<ul style="list-style-type: none"><li>– Document status promoted from preliminary data to production data</li><li>– Minor text changes</li></ul>
28-Feb-2014	5	<ul style="list-style-type: none"><li>– Updated: <i>Figure 22</i> and <i>Table 9</i></li><li>– Minor text changes</li></ul>
06-Oct-2023	6	<p>The part numbers STP13N60M2 and STW13N60M2 have been moved to separate datasheets and the document has been updated accordingly.</p> <p>Updated <a href="#">Section 4 Package information</a>.</p> <p>Minor text changes.</p>

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	IPAK (TO-251) type E package information.....	8
	<b>Revision history .....</b>	<b>10</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved