

MOSFET – Power, Single, N-Channel

100 V, 27 mΩ, 29 A

NVTYS027N10MCL

Features

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	100	V
Gate-to-Source Volta	ge		V _{GS}	±20	V
Continuous Drain	Steady State	T _C = 25°C	I _D	29	Α
Current R _{θJC} (Notes 1, 2, 3)	Siale	T _C = 100°C		21	
Power Dissipation	Steady	T _C = 25°C	P_{D}	51	W
R _{θJC} (Notes 1, 2)	State	T _C = 100°C]	26	W
Continuous Drain	Steady State	T _A = 25°C	I _D	7	Α
Current R _{0JA} (Notes 1, 2, 3)	Siale	T _A = 100°C]	5	
Power Dissipation	Steady	T _A = 25°C	P_{D}	3.2	W
R _{θJA} (Notes 1, 2)	State	T _A = 100°C		1.6	
Pulsed Drain Current	T _C = 25	°C, t _p = 10 μs	I _{DM}	128	Α
Source Current (Body Diode)			I _S	39.5	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	–55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 1.5 A)			E _{AS}	174	mJ
Lead Temperature for Soldering Purposes (1/8" from Case for 10 s)			T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ heta JC}$	3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	47	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
100 V	27 mΩ @ 10 V	29 A
	32.8 m Ω @ 4.5 V	

N-Channel





LFPAK8 3.3x3.3 CASE 760AD

MARKING DIAGRAM

027N 10MCL AWLYW

027N10MCL = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 W = Work Week

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS	1	1		1			
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μ/	Ą	100	_	_	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /			-	73.2	-	mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C	-	-	1.0	μΑ
		V _{DS} = 40 V	T _J = 125°C	-	-	250	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = 20 V	/	-	-	100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 45 \mu A$	\	1.0	1.7	3.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J			-	-6.23	-	mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 8 A	-	19.1	27	mΩ
		V _{GS} = 4.5 V	I _D = 6 A	-	26.9	32.8	
Forward Transconductance	9FS	$V_{DS} = 5 \text{ V}, I_{D} = 7 \text{ A}$		-	18.3	-	S
CHARGES, CAPACITANCES & GATE RES	ISTANCE						
Input Capacitance	C _{ISS}	$V_{GS} = 0 V, f = 1 MHz,$	V _{DS} = 50 V	-	856	-	pF
Output Capacitance	C _{OSS}			-	309	-	1
Reverse Transfer Capacitance	C _{RSS}			-	4.4	-	1
Gate Resistance	R_{G}	f = 1 MHz		-	0.52	-	Ω
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 80 V; I _D = 8 A		-	5.6	-	nC
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 80 V; I _D = 8 A		-	11.8	-	1
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} = 80 V; I _D = 8 A		-	1.3	-	nC
Gate-to-Source Charge	Q _{GS}				2.2	-	1
Gate-to-Drain Charge	Q_{GD}			-	1.4	-	1
Plateau Voltage	V _{GP}	1		-	2.8	-	V
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 80$	V, I _D = 6 A,	-	11.5	-	ns
Rise Time	t _r	$R_G = 6 \Omega$		-	6.7	-	
Turn-Off Delay Time	t _{d(OFF)}	1		_	14.2	-	1
Fall Time	t _f			-	6.5	-	
DRAIN-SOURCE DIODE CHARACTERISTICS						-	
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 8 A	T _J = 25°C	-	0.85	1.25	V
			T _J = 125°C	-	0.72	-	1
Reverse Recovery Time	t _{RR}	I _F = 8 A, di/dt = 100 A/μs		-	29.5	-	ns
Charge Time	ta	1		-	14.6	-	ns
Discharge Time	t _b	1		-	15.2	-	ns
Reverse Recovery Charge	Q _{RR}			-	18.9	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

^{5.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS

SOURCE CURRENT (A)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Resistive Switching Time Variation vs.

Gate Resistance




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Response

DEVICE ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
NVTYS027N10MCLTWG	027N 10MCL	LFPAK8 (Pb-Free)	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi


DATE 16 NOV 2020








DETAIL 'A'




LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

LFPAK8 3.3x3.3, 0.65PCASE 760AD ISSUE E





BOTTOM VIEW

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS OR BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- 4. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 6. OPTIONAL MOLD FEATURE.

DIM	N	IILLIMET	ERS
Dim	MIN.	NOM.	MAX.
Α	0.95	1.05	1.15
A1	0.00	0.05	0.10
A2	0.95	1.00	1.05
A3		0.15 RE	F
b	0.27	0.32	0.37
С	0.12	0.17	0.22
c2	0.12	0.17	0.22
D1	2.50	2.60	2.70
D2	1.82	1.92	2.02
D3	1.46	1.56	1.66
D4	0.20	0.25	0.30
Е	3.20	3.30	3.40
E1	3.00	3.10	3.20
E2	2.15	2.25	2.35
е	(0.65 BSC	;
H	3.20	3.30	3.40
L	0.25	0.37	0.50
L1	0.48	0.58	0.68
L2	0.35	0.45	0.55
Ø	0.45	0.50	0.55
θ	0°	4°	8°

GENERIC MARKING DIAGRAM*

XXXXX XXXXX AWLYW

XXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON05544H	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED or Versions are uncontrolled except when stamped "CONTROLLED or Versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED or Printed versions are uncontrolled except when stamped are printed versions are uncontrolled except when accessed and printed versions are uncontrolled except when a printed version are printed versions are uncontrolled except when a printed version are printed versions are uncontrolled except which are printed versions are uncontrolled except when a printed version are printed versions are uncontrolled except when a printed version are printed versions are uncontrolled except when a printed version are printed version are the printed version and the printed version are printed version are the printed version	, , , ,		
DESCRIPTION:	LFPAK8 3.3x3.3, 0.65P		PAGE 1 OF 1		

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales