**MARKING** 



# **MOSFET** - N-Channel, QFET

**600 V, 7.4 A, 1.0**  $\Omega$ 

# **FQB7N60, FQI7N60**

#### Description

This N-Channel enhancement mode power MOSFET is produced using **onsemi**'s proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on–state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.

#### **Features**

- 7.4 A, 600 V,  $R_{DS(on)} = 1.0 \Omega$  (Max.) @  $V_{GS} = 10 \text{ V}$ ,  $I_D = 3.7 \text{ A}$
- Low Gate Charge (Typ. 29 nC)
- Low Crss (Typ. 16 pF)
- 100% Avalanche Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant


#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	FQB7N60TM FQI7N60TU	Unit
V <sub>DSS</sub>	Drain-Source Voltage	600	V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)	7.4	Α
	<ul><li>− Continuous (T<sub>C</sub> = 100°C)</li></ul>	4.7	Α
I <sub>DM</sub>	Drain Current - Pulsed (Note 1)	29.6	Α
V <sub>GSS</sub>	Gate-Source Voltage	±30	V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)	580	mJ
I <sub>AR</sub>	Avalanche Current (Note 1)	7.4	Α
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)	14.2	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C) *	3.13	W
	Power Dissipation (T <sub>C</sub> = 25°C)	142	W
	<ul><li>– Derate above 25°C</li></ul>	1.14	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse-width limited by maximum junction temperature.
- 2. L = 19.5 mH,  $I_{AS}$  = 7.4 A,  $V_{DD}$  = 50 V,  $R_{G}$  = 25  $\Omega$ , starting  $T_{J}$  = 25°C.
- 3.  $I_{SD} \le 7.4 \text{ A}$ ,  $di/dt \le 200 \text{ A/}\mu\text{s}$ ,  $V_{DD} \le BV_{DSS}$ , starting  $T_J = 25^{\circ}\text{C}$ .

V <sub>DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
600 V	1.0 Ω @ 10 V	7.4 A



FQB7N60 = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
G = Pb-Free Package




I2PAK (TO-262 3 LD) CASE 418AV &Z&3&K FQI 7N60

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

FQI7N60 = Device Code



**N-Channel MOSFET** 

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

### THERMAL CHARACTERISTICS

Symbol	Parameter	FQB7N60TM FQI7N60TU	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	0.88	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Minimum Pad of 2-oz Copper), Max.	62.5	
	Thermal Resistance, Junction to Ambient (*1 in <sup>2</sup> Pad of 2–oz Copper), Max.	40	

ELECTRIC	CAL CHARACTERISTICS (T <sub>C</sub> = 25°C unle	ss otherwise noted)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600	_	_	V
$\Delta BV_{DSS}$ / $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	0.67	-	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V	-	-	10	μΑ
		V <sub>DS</sub> = 480 V, T <sub>C</sub> = 125°C	-	_	100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V	-	_	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	-100	nA
ON CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3.0	_	5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.7 A	-	0.8	1.0	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_{D} = 3.7 \text{ A}$	_	6.4	_	S
DYNAMIC (	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	_	1100	1430	pF
C <sub>oss</sub>	Output Capacitance		-	135	175	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	16	21	pF
SWITCHING	G CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 300 \text{ V}, I_D = 7.4 \text{ A}, R_G = 25 \Omega$	_	30	70	ns
t <sub>r</sub>	Turn-On Rise Time	(Note 4)	_	80	170	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		_	65	140	ns
t <sub>f</sub>	Turn-Off Fall Time		_	60	130	ns
Qg	Total Gate Charge	$V_{DS} = 480 \text{ V}, I_D = 7.4 \text{ A}, V_{GS} = 10 \text{ V}$	-	29	38	nC
Q <sub>gs</sub>	Gate-Source Charge	(Note 4)	_	7	_	nC
$Q_{gd}$	Gate-Drain Charge		_	14.5	_	nC
DRAIN-SO	URCE CHARACTERISTICS					
IS	Maximum Continuous Drain-Source Diode Forward Current		_	_	7.4	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forw	ard Current	-	-	29.6	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 7.4 A	-	-	1.4	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_{S} = 7.4 \text{ A,}$	-	320	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dl <sub>F</sub> / dt = 100 A/μs	_	2.4	-	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature.

#### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature






Figure 5. Capacitance Characteristics



**Figure 6. Gate Charge Characteristics** 

V<sub>GS</sub>, Gate-Source Voltage (V)


#### TYPICAL CHARACTERISTICS (CONTINUED)



3.0 R<sub>DS(on)</sub>, (Normalized) Drain-Source 2.5 On-Resistance 2.0 1.5 1.0 \* NOTES: 0.5 1.  $V_{GS} = 10 \text{ V}$ 2.  $I_D = 3.7 A$ 0.0 -100 50 100 150 200 T<sub>J</sub>, Junction Temperature (°C)

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms





Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms






Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

#### **ORDERING INFORMATION**


Part Number	Top Mark	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FQB7N60TM	FQB7N60	D <sup>2</sup> PAK-3	330 mm	24 mm	800 Units / Tape & Reel
FQI7N60TU	FQI7N60	I2PAK	N/A	N/A	50 Units / Tube

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



#### D<sup>2</sup>PAK-3 (TO-263, 3-LEAD) CASE 418AJ ISSUE F

**DATE 11 MAR 2021** 




RECOMMENDED MOUNTING FOOTPRINT


For additional information on our Pb-Free strategy and soldering details, please download the IIN Seniconductor Soldering and Mounting Techniques Reference Manual, SILDERRIV/D.


#### NOTES


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... DPTIONAL CONSTRUCTION FEATURE CALL DUTS.

	INCHES		MILLIN	ETERS
DIM	MIN.	MAX.	MIN.	MAX.
Α	0.160	0.190	4.06	4.83
A1	0.000	0.010	0.00	0.25
b	0.020	0.039	0.51	0.99
С	0.012	0.029	0.30	0.74
c2	0.045	0.065	1.14	1.65
D	0.330	0.380	8.38	9.65
D1	0.260		6.60	
Ε	0.380	0.420	9.65	10.67
E1	0.245		6.22	
e	0.100	BSC	2.54 BSC	
Н	0.575	0.625	14.60	15.88
L	0.070	0.110	1.78	2.79
L1		0.066		1.68
L2		0.070		1.78
L3	0.010 BSC		0.25	BSC
М	0*	8*	0.	8*












VIEW A-A








VIEW A-A

OPTIONAL CONSTRUCTIONS

#### **GENERIC MARKING DIAGRAMS\***



XXXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week
W = Week Code (SSG)
M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

**DOCUMENT NUMBER:** 

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


**DESCRIPTION:** 

D<sup>2</sup>PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98AON13814G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	I2PAK (TO-262 3 LD)		PAGE 1 OF 1	

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TIE BAR PROTRUSIONS.

E. DIMENSION AND TOLERANCE AS PER ANSI Y14.5-1994. F. LOCATION OF PIN HOLE MAY VARY (LOWER LEFT CORNER,

LOWER CENTER AND CENTER OF PACKAGE)

G. MAXIMUM WIDTH FOR F102 DEVICE = 1.35 MAX.

\*This information is generic. Please refer to

device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may

or may not be present. Some products may

not follow the Generic Marking.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales