www.ti.com

SN74CB3Q16811 24-BIT SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH

SCDS153B-OCTOBER 2003-REVISED MARCH 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- SN74CB3Q Bus Switches Are Equivalent to IDTQS3VH Bus Switches
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r_{on}) Characteristics Over Operating Range $(r_{on} = 5 \Omega \text{ Typ})$
- Rail-to-Rail Switching on Data I/O Ports
 - 0- to 5-V Switching With 3.3-V V_{CC}
 - 0- to 3.3-V Switching With 2.5-V V_{CC}
- B-Port Outputs Are Precharged by Bias Voltage (BIASV) to Minimize Signal Distortion During Live Insertion and Hot Plugging
- Supports PCI Hot Plug
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 4 pF Typ)
- Fast Switching Frequency (f_{ON} = 20 MHz Max)

- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I_{CC} = 0.75 mA Typ)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Hot Plug, Hot Docking, Memory Interleaving, Bus Isolation, and Low-Distortion Signal Gating

DESCRIPTION/ORDERING INFORMATION

The SN74CB3Q16811 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q16811 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

ORDERING INFORMATION

| T _A | PACKA | AGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING | | |
|----------------|-------------|--------------------|-----------------------|------------------|--|--|
| | SSOP – DL | Tube | SN74CB3Q16811DL | CB3Q16811 | | |
| 4000 / 0500 | 330P - DL | Tape and reel | SN74CB3Q16811DLR | | | |
| –40°C to 85°C | TSSOP - DGG | Tape and reel | SN74CB3Q16811DGGR | CB3Q16811 | | |
| | TVSOP - DGV | Tape and reel | SN74CB3Q16811DGVR | BW811 | | |

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74CB3Q16811 is organized as two 12-bit bus switches with separate output-enable ($1\overline{OE}$, $2\overline{OE}$) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports. The B port is precharged to bias voltage (BIASV) through the equivalent of a 10-k Ω resistor when \overline{OE} is high or if the device is powered down (V_{CC} = 0 V).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SN74CB3Q16811 24-BIT SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH

SCDS153B-OCTOBER 2003-REVISED MARCH 2005



During insertion (or removal) of a card into (or from) an active bus, the card's output voltage may be close to GND. When the connector pins make contact, the card's parasitic capacitance tries to force the bus signal to GND, creating a possible glitch on the active bus. This glitching effect can be reduced by using a bus switch with precharged bias voltage (BIASV) of the bus switch equal to the input threshold voltage level of the receivers on the active bus. This method ensures that any glitch produced by insertion (or removal) of the card does not cross the input threshold region of the receivers on the active bus, minimizing the effects of live-insertion noise.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

| | (| , |
|-------------------|----|---------------------|
| BIASV [| 1 | 56 1 <u>0E</u> |
| = | 1 | 55 12 0E |
| 1A1 L | 2 | E - |
| 1A2 [| 3 | 54 1B1 |
| 1A3 [| 4 | 53 1B2 |
| 1A4 [| 5 | 52 1B3 |
| 1A5 [| 6 | 51 🛮 1B4 |
| 1A6 [| 7 | 50 🛮 1B5 |
| GND [| 8 | 49 GND |
| 1A7 [| 9 | 48 🛮 1B6 |
| 1A8 [| 10 | 47 🛮 1B7 |
| 1A9 [| 11 | 46 🛮 1B8 |
| 1A10 [| 12 | 45 🛮 1B9 |
| 1A11 [| 13 | 44 🛮 1B10 |
| 1A12 [| 14 | 43] 1B11 |
| 2A1 [| 15 | 42] 1B12 |
| 2A2 [| 16 | 41 🛮 2B1 |
| v _{cc} [| 17 | 40 2B2 |
| 2A3 [| 18 | 39 🛮 2B3 |
| GND [| 19 | 38 GND |
| 2A4 [| 20 | 37 🛮 2B4 |
| 2A5 [| 21 | 36 🛮 2B5 |
| 2A6 [| 22 | 35 🛮 2B6 |
| 2A7 [| 23 | 34 🛮 2B7 |
| 2A8 [| 24 | 33] 2B8 |
| 2A9 [| 25 | 32] 2B9 |
| 2A10 | 26 | 31 2B10 |
| 2A11 [| 27 | 30 2B11 |
| 2A12 [| 28 | 29 2B12 |


Table 1. FUNCTION TABLE (EACH 12-BIT BUS SWITCH)

| | • | • |
|-------------|-------------------|------------------------------|
| INPUT OE | INPUT/OUTPUT A | FUNCTION |
| L | В | A port = B port |
| Н | Z | Disconnect B port = BIASV |




SCDS153B-OCTOBER 2003-REVISED MARCH 2005

LOGIC DIAGRAM (POSITIVE LOGIC)





SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) EN is the internal enable signal applied to the switch.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|-------------------|---|----------------------|------|------|------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| BIASV | BIAS supply voltage range | | -0.5 | 7 | V |
| V _{IN} | Control input voltage range ⁽²⁾⁽³⁾ | | | | V |
| V _{I/O} | Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾ | | -0.5 | 7 | V |
| I _{IK} | Control input clamp current | V _{IN} < 0 | | -50 | mA |
| I _{I/OK} | I/O port clamp current | V _{I/O} < 0 | | -50 | mA |
| I _{I/O} | ON-state switch current ⁽⁵⁾ | | | ±64 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| | | DGG package | | 64 | |
| θ_{JA} | Package thermal impedance (6) | DGV package | | 48 | °C/W |
| | | DL package | | 56 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ V_I and V_O are used to denote specific conditions for $V_{I/O}$.

⁽⁶⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SN74CB3Q16811 24-BIT SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH

SCDS153B-OCTOBER 2003-REVISED MARCH 2005

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|----------------------------------|--|-----|-----|------|
| V _{CC} | Supply voltage | | 2.3 | 3.6 | V |
| BIASV | Bias voltage | | 0 | 5 | V |
| V | High level control input voltage | V _{CC} = 2.3 V to 2.7 V | 1.7 | 5.5 | V |
| V_{IH} | High-level control input voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | 5.5 | V |
| V | Low lovel control input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 0 | 0.7 | V |
| V _{IL} | Low-level control input voltage | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 0 | 8.0 | V |
| V _{I/O} | Data input/output voltage | | 0 | 5.5 | V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics(1)

over recommended operating free-air temperature range (unless otherwise noted)

| PA | RAMETER | | TEST CONDITION | ONS | MIN TYP(2) | MAX | UNIT |
|---------------------------------|-------------------|---------------------------------|--|---|------------|------|------------|
| V_{IK} | | $V_{CC} = 3.6 \text{ V},$ | I _I = -18 mA | | | -1.8 | V |
| I _{IN} | Control inputs | V _{CC} = 3.6 V, | V _{IN} = 0 to 5.5 V | | | ±1 | μΑ |
| Io | B port | V _{CC} = 3.V, | BIASV = 2.4 V, V _O = 0, | Switch OFF, V _{IN} = V _{CC} or GND | 0.2 | | mA |
| I _{OZ} ⁽³⁾ | | V _{CC} = 3.6 V, | $V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0,$ | Switch OFF, V _{IN} = V _{CC} or GND | | ±1 | μΑ |
| I _{off} | | $V_{CC} = 0$, | $V_0 = 0 \text{ to } 5.5 \text{ V},$ | $V_I = 0$ | | 1 | μΑ |
| I _{CC} | | V _{CC} = 3.6 V, | I _{I/O} = 0, Switch ON or OFF, | V _{IN} = V _{CC} or GND | 1 | 3 | mA |
| $\Delta I_{CC}^{(4)}$ | Control inputs | V _{CC} = 3.6 V, | One input at 3 V, | Other inputs at V _{CC} or GND | | 30 | μΑ |
| I _{CCD} ⁽⁵⁾ | Per control input | V _{CC} = 3.6 V, | A and B ports open, Control input switchin | g at 50% duty cycle | 0.38 | 0.45 | mA/ MHz |
| C _{in} | Control inputs | $V_{CC} = 3.3 \text{ V},$ | $V_{IN} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or}$ | 0 | 3.5 | 5 | pF |
| C _{io(OFF)} | A port | V _{CC} = 3.3 V, | Switch OFF, V _{IN} = V _{CC} or GND, | V _{I/O} = 5.5 V, 3.3 V, or 0 | 4 | 5 | pF |
| C _{io(ON)} | | V _{CC} = 3.3 V, | Switch ON, V _{IN} = V _{CC} or GND, | V _{I/O} = 5.5 V, 3.3 V, or 0 | 10 | 12.5 | pF |
| | | V _{CC} = 2.3 V, | $V_I = 0$, | I _O = 30 mA | 5 | 8 | |
| (6) | | TYP at $V_{CC} = 2.5 \text{ V}$ | $V_{I} = 1.7 \text{ V}, \qquad I_{O} = -15 \text{ mA}$ | | 5 | 9 | Ω |
| r _{on} (6) | | V - 2 V | $V_1 = 0$, $I_O = 30 \text{ mA}$ | | 5 | 6.5 | 52 |
| | | $V_{CC} = 3 V$ | $V_{I} = 2.4 \text{ V},$ $I_{O} = -15 \text{ mA}$ | | 5 | 8 | |

- V_{IN} and I_{IN} refer to control inputs. $V_I,\,V_O,\,I_I,$ and I_O refer to data pins. All typical values are at $V_{CC}=3.3$ V (unless otherwise noted), $T_A=25^{\circ}C.$ For I/O ports, the parameter I_{OZ} includes the input leakage current.

- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS153B-OCTOBER 2003-REVISED MARCH 2005



Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------------------|-----------------|-----------------|----------------|------------------------------------|------|------------------------------------|------|------|
| | (1141 01) | (IIVI O1) | (001701) | MIN | MAX | MIN | MAX | |
| f _{OE} ⁽¹⁾ | | ŌĒ | A or B | | 10 | | 20 | MHz |
| t _{pd} ⁽²⁾ | | A or B | B or A | | 0.09 | | 0.15 | ns |
| t _{PZH} | BIASV = GND | | A or B | 1.5 | 8 | 1.5 | 8 | no |
| t _{PZL} | BIASV = 3 V | ŌĒ | AUIB | 1.5 | 8 | 1.5 | 8 | ns |
| t _{PHZ} | BIASV = GND | ŌĒ | A or B | 1 | 7.5 | 1 | 7.5 | |
| t _{PLZ} | BIASV = 3 V | OE . | AUID | 1 | 7.5 | 1 | 7.5 | ns |

- (1) Maximum switching frequency for control input $(V_O > V_{CC}, V_I = 5 \text{ V}, R_L \ge 1 \text{ M}\Omega, C_L = 0)$
- (2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




Figure 1. Typical ron vs VI





Figure 2. Typical I_{CC} vs \overline{OE} Switching Frequency




SCDS153B-OCTOBER 2003-REVISED MARCH 2005

PARAMETER MEASUREMENT INFORMATION



| TEST | V _{CC} | S1 | R_{L} | V _I | CL | V_{Δ} |
|------------------------------------|-------------------|---|--------------|------------------------|-------|--------------|
| t _{pd(s)} | 2.5 V \pm 0.2 V | Open | 500 Ω | V _{CC} or GND | 30 pF | |
| pa(s) | 3.3 V \pm 0.3 V | Open | 500 Ω | V _{CC} or GND | 50 pF | |
| t _{PLZ} /t _{PZL} | 2.5 V \pm 0.2 V | 2×V _{CC} | 500 Ω | GND | 30 pF | 0.15 V |
| TPLZ/TPZL | 3.3 V \pm 0.3 V | $\textbf{2}\times \textbf{V}_{\textbf{CC}}$ | 500 Ω | GND | 50 pF | 0.3 V |
| 4/4 | 2.5 V ± 0.2 V | GND | 500 Ω | V _{CC} | 30 pF | 0.15 V |
| t _{PHZ} /t _{PZH} | 3.3 V \pm 0.3 V | GND | 500 Ω | V _{CC} | 50 pF | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| SN74CB3Q16811DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CB3Q16811 | Samples |
| SN74CB3Q16811DGVR | ACTIVE | TVSOP | DGV | 56 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BW811 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2018

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74CB3Q16811DGGR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74CB3Q16811DGVR | TVSOP | DGV | 56 | 2000 | 330.0 | 24.4 | 6.8 | 11.7 | 1.6 | 12.0 | 24.0 | Q1 |

www.ti.com 15-Sep-2018



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74CB3Q16811DGGR | TSSOP | DGG | 56 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74CB3Q16811DGVR | TVSOP | DGV | 56 | 2000 | 367.0 | 367.0 | 45.0 |

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated