

PCN Number:	20190304005	PCN Date:	March 6, 2019
Title:	Datasheet for DS90UB949-Q1 and DS90UH949-Q1		
Customer Contact:	PCN Manager	Dept:	Quality Services
Change Type:			
<input type="checkbox"/>	Assembly Site	<input type="checkbox"/>	Design
<input type="checkbox"/>	Assembly Process	<input checked="" type="checkbox"/>	Data Sheet
<input type="checkbox"/>	Assembly Materials	<input type="checkbox"/>	Part number change
<input type="checkbox"/>	Mechanical Specification	<input type="checkbox"/>	Test Site
<input type="checkbox"/>	Packing/Shipping/Labeling	<input type="checkbox"/>	Test Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Material
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Materials
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Process

Notification Details

Description of Change:

Texas Instruments Incorporated is announcing an information only notification. The product datasheet(s) is being updated as summarized below. The following change history provides further details.



DS90UB949-Q1

SNLS452A – NOVEMBER 2014 – REVISED MARCH 2019

Changes from Original (November 2014) to Revision A

Page

• Changed all references of HDMI Clock to TMD5 Clock.....	3
• Changed V _{DD11} maximum from: 1.7 V to: 1.32 V	6
• Added RX_5V parameter to the <i>Recommended Operating Conditions</i>	7
• Added T _{CLH1/2} and T _{CHL1/2} parameters to the <i>Recommended Operating Conditions</i>	7
• Changed the TMD5 jitter specification in the <i>AC Electrical Characteristics</i> table.....	11
• Added additional HSCC information to the <i>SPI Mode Configuration</i> section.....	23
• Added information about using I2S with the DS90UH926-Q1 in the <i>Audio Modes</i> section.....	26
• Deleted Auto Soft Sleep mode from the <i>MODE_SEL[1:0] Settings</i> table	32
• Added <i>Frequency Detection Circuit</i> section	34
• Added 5% resistor information to the <i>Serial Control Bus</i> section.....	34
• Added information to <i>Multi-Master Arbitration Support</i> section	36
• Added additional information to register 0x01	38
• Added registers 0x00, 0x13, 0x15, 0x5B, 0xC0, 0xC2, 0xC3, 0xC6, 0xC8, 0xCE, and 0xD0 to default list	38
• Changed information about GPIO0 modes x00 and x10	42
• Changed information about GPIO1 modes x00 and x10	43
• Added reset information to register 0x15	47
• Changed the register 0x1A information.....	48
• Added Registers 0x40, 0x41, and 0x42	54
• Deleted Rev A1 silicon information.....	58
• Added 'Set to 0' test to the 0x5B register description.....	59
• Changed register 0x5C[4:3] information.	60
• Added Page 0x10 Register.....	67
• Added Page 0x14 Register.....	67
• Changed graph caption from: <i>1080p60 Video at 2.6 Gbps Serial Line Rate (One of Two Lanes)</i> to: <i>720p60 Video at 2.6-Gbps Serial Line Rate, Single Lane FPD-Link III Output</i>	72
• Changed <i>Power-Up Requirements</i> section	73

Changes from Original (November 2014) to Revision A	Page
• Changed all references of HDMI Clock to TMDS Clock.....	3
• Changed V _{DD11} maximum from: 1.7 V to: 1.32 V	6
• Added RX_5V parameter to the <i>Recommended Operating Conditions</i>	7
• Added T _{CLH1/2} and T _{CHL1/2} parameters to the <i>Recommended Operating Conditions</i>	7
• Changed the TMDS jitter specification in the <i>AC Electrical Characteristics</i> table.....	11
• Added additional HSCC information to the <i>SPI Mode Configuration</i> section.....	23
• Added information about using I2S with the DS90UH926-Q1 in the <i>Audio Modes</i> section.....	26
• Deleted Auto Soft Sleep mode from the <i>MODE_SEL[1:0] Settings</i> table	32
• Added <i>Frequency Detection Circuit</i> section	34
• Added 5% resistor information to the <i>Serial Control Bus</i> section.....	34
• Added information to <i>Multi-Master Arbitration Support</i> section.....	36
• Added additional information to register 0x01	38
• Added registers 0x00, 0x13, 0x15, 0x5B, 0xC0, 0xC2, 0xC3, 0xC6, 0xC8, 0xCE, and 0xD0 to default list	38
• Changed information about GPIO0 modes x00 and x10	42
• Changed information about GPIO1 modes x00 and x10	43
• Added reset information to register 0x15	47
• Changed the register 0x1A information.....	48
• Added Registers 0x40, 0x41, and 0x42	54
• Deleted Rev A1 silicon information.....	58
• Added 'Set to 0' test to the 0x5B register description.....	59
• Changed register 0x5C[4:3] information.	60
• Added Page 0x10 Register.....	72
• Added Page 0x14 Register.....	72
• Changed graph caption from: <i>1080p60 Video at 2.6 Gbps Serial Line Rate (One of Two Lanes)</i> to: <i>720p60 Video at 2.6-Gbps Serial Line Rate, Single Lane FPD-Link III Output</i>	77
• Changed <i>Power-Up Requirements</i> section	78

The datasheet number will be changing.

Device Family	Change From:	Change To:
DS90UB949-Q1	SNLS452	SNLS452A
DS90UH949-Q1	SNLS453	SNLS453A

These changes may be reviewed at the datasheet links provided.

<http://www.ti.com/product/DS90UB949-Q1>

<http://www.ti.com/product/DS90UH949-Q1>

Reason for Change:

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this PCN:

None.

Product Affected:

DS90UB949TRGCRQ1	DS90UB949TRGCTQ1	DS90UH949TRGCRQ1	DS90UH949TRGCTQ1
------------------	------------------	------------------	------------------

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN_ww_admin_team@list.ti.com