

## **Features**

- Input Voltage Range: 2.5 V to 5.5V
- Power-Up and Power-Down Sequence Control
- Single Enable Control Signal Input Channel
- Three Power Sequence Channels:
  - Open-Drain Output
  - Selectable Timing Options
  - Selectable Power-Down Sequence Options
- Support Cascaded Device Output
- Low Power Consumption
- Junction Temperature: -40°C to +125°C
- Small SOT23-6 Package

# **Applications**

- Video Surveillance
- Network Equipment and Servers
- Industrial Control
- FPGA/ASIC/CPLD Power Sequence Control
- Power Supply Sequence Control

## Description

The TPK1032 series products are simple power sequencers, which provide power-up and power-down sequence control of multi-channel power supplies. Furthermore, the TPK1032 series support maximum three devices cascaded to control sequence of nine-channel power rails in one system.

The TPK1032 series products have three open-drain output channels, and all the channels can be pulled up to any required voltage level equal or lower than  $V_{CC}$ . When the TPK1032 series are enabled with EN pin goes high, the three output channels turn to high with the sequence of FLAG1-FLAG2-FLAG3 after the selected delay period individually; When the TPK1032 series are disabled with EN pin goes low, the three output channels turn low one by one with the selected sequence after the selected delay period individually.

The TPK1032 series products provide SOT23-6 package with guaranteed junction temperature range (T<sub>J</sub>) from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

# **Typical Application Schematic**





# **Product Family Table**

| Part Number | Orderable Number                | Package | Transport Media, Quantity | MSL  | Marking information |
|-------------|---------------------------------|---------|---------------------------|------|---------------------|
| TPK1032     | TPK1032AAL1-S6TR                | SOT23-6 | 3,000                     | MSL1 | KAA                 |
| TPK1032     | TPK1032ABL1-S6TR                | SOT23-6 | 3,000                     | MSL1 | KAB                 |
| TPK1032     | TPK1032ACL1-S6TR                | SOT23-6 | 3,000                     | MSL1 | KAC                 |
| TPK1032     | TPK1032ADL1-S6TR                | SOT23-6 | 3,000                     | MSL1 | KAD                 |
| TPK1032     | TPK1032AEL1-S6TR                | SOT23-6 | 3,000                     | MSL1 | KAE                 |
| TPK1032     | TPK1032AFL1-S6TR <sup>(1)</sup> | SOT23-6 | 3,000                     | MSL1 | KAF                 |

(1) Future product, contact 3PEAK factory for more information and sample.

### TPK1032 <u>X Y</u> L1-S6TR

#### X: Sequence Designator

| Designator | Power-Up Sequence     | Power-Down Sequence   |
|------------|-----------------------|-----------------------|
| A          | FLAG1 – FLAG2 – FLAG3 | FLAG3 – FLAG2 – FLAG1 |
| В          | FLAG1 – FLAG2 – FLAG3 | FLAG3 – FLAG1 – FLAG2 |
| С          | FLAG1 – FLAG2 – FLAG3 | FLAG2 – FLAG3 – FLAG1 |
| D          | FLAG1 – FLAG2 – FLAG3 | FLAG2 – FLAG1 – FLAG3 |
| E          | FLAG1 – FLAG2 – FLAG3 | FLAG1 – FLAG3 – FLAG2 |
| F          | FLAG1 – FLAG2 – FLAG3 | FLAG1 – FLAG2 – FLAG3 |

#### Y: Delay Designator

| Designator | t <sub>D1</sub> (ms) | t <sub>D2</sub> (ms) | t <sub>⊡3</sub> (ms) | t <sub>D4</sub> (ms) | t <sub>□5</sub> (ms) | t <sub>D6</sub> (ms) |
|------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| A          | 11                   | 11                   | 11                   | 11                   | 11                   | 11                   |
| В          | 30                   | 30                   | 30                   | 30                   | 30                   | 30                   |
| С          | 60                   | 60                   | 60                   | 60                   | 60                   | 60                   |
| D          | 120                  | 120                  | 120                  | 120                  | 120                  | 120                  |
| E          | 2                    | 2                    | 2                    | 2                    | 2                    | 2                    |
| F          | 16                   | 16                   | 16                   | 16                   | 16                   | 16                   |



# **Table of Contents**

| Features                            | . 1 |
|-------------------------------------|-----|
| Applications                        | .1  |
| Description                         | . 1 |
| Typical Application Schematic       | . 1 |
| Product Family Table                | .2  |
| Table of Contents                   | 3   |
| Revision History                    | .4  |
| Pin Configuration and Functions     | .5  |
| Specifications                      | .6  |
| Absolute Maximum Ratings            | . 6 |
| ESD Ratings                         | . 6 |
| Recommended Operating Conditions    | . 6 |
| Thermal Information                 | . 6 |
| Electrical Characteristics          | . 7 |
| Typical Performance Characteristics | . 8 |
| Detailed Description                | 9   |
| Overview                            | . 9 |
| Functional Block Diagram            | 9   |
| Feature Description                 | . 9 |
| Application and Implementation1     | 2   |
| Application Information             | 12  |
| Typical Application                 | 12  |
| Layout Requirements                 | 12  |
| Package Outline Dimensions1         | 3   |
| SOT23-6                             | 13  |
| IMPORTANT NOTICE AND DISCLAIMER     | 4   |



# **Revision History**

| Date       | Revision | Notes                       |
|------------|----------|-----------------------------|
| 2019/05/31 | Rev. Pre | Preliminary Version         |
| 2019/08/31 | Rev. A   | Initial Release             |
| 2022/07/29 | Rev. A.1 | Update td ratio in EC table |



# **Pin Configuration and Functions**



### **Pin Functions**

| NAME  | PIN NUMBER | TYPE | DESCRIPTION            |
|-------|------------|------|------------------------|
| EN    | 3          | I    | Device enable pin.     |
| FLAG1 | 6          | 0    | Open-drain output pin. |
| FLAG2 | 5          | 0    | Open-drain output pin. |
| FLAG3 | 4          | 0    | Open-drain output pin. |
| GND   | 2          | _    | Ground reference pin.  |
| VCC   | 1          | I    | Input power supply.    |



# **Specifications**

## **Absolute Maximum Ratings**

|                     |                                     | MIN  | MAX | UNIT |
|---------------------|-------------------------------------|------|-----|------|
| VCC, EN             | VCC, EN                             |      | 6   | V    |
| FLAG1, FLAG2, FLAG3 |                                     | -0.3 | 6   | V    |
| TJ                  | Junction Temperature Range          | -40  | 150 | °C   |
| T <sub>STG</sub>    | Storage Temperature Range           | -65  | 150 | °C   |
| TL                  | Lead Temperature (Soldering 10 sec) |      | 260 | °C   |

(1) Stresses beyond the Absolute Maximum Ratings may permanently damage the device.

(2) All voltage values are with respect to GND.

## **ESD Ratings**

|     |                          | Condition              | Minimum Level | UNIT |
|-----|--------------------------|------------------------|---------------|------|
| HBM | Human Body Model ESD     | ANSI/ESDA/JEDEC JS-001 | ±1500         | V    |
| CDM | Charged Device Model ESD | ANSI/ESDA/JEDEC JS-002 | ±500          | V    |

## **Recommended Operating Conditions**

|                     |                            | MIN | МАХ       | UNIT |
|---------------------|----------------------------|-----|-----------|------|
| VCC                 | VCC                        |     | 5.5       | V    |
| EN                  |                            | 0   | VCC + 0.3 | V    |
| FLAG1, FLAG2, FLAG3 |                            | 0   | VCC + 0.3 | V    |
| TJ                  | Junction Temperature Range | -40 | 125       | °C   |

# **Thermal Information**

| PACKAGE | θ <sub>JA</sub> | θ <sub>JC</sub> | UNIT |
|---------|-----------------|-----------------|------|
| SOT23-6 | 206             | 140             | °C/W |



# **Electrical Characteristics**

 $T_J = -40^{\circ}C$  to +125°C (typical value at  $T_J = +25^{\circ}C$ ),  $V_{CC} = 3.3$  V, unless otherwise noted.

|   | PARAMETER                              | TEST CONDITIONS                          | MIN  | TYP  | MAX  | UNIT |
|---|--|--|------|------|------|------|
| Power Sup   | oply                                   |  |      |      |      |      |
| VCC   | Input supply voltage                   |  | 2.5  |      | 5.5  | V    |
| ICC   | Operating quiescent current            |  |      | 55   | 100  | μA   |
| Enable  |  |  | ·    |      |      |      |
| V <sub>EN_TH</sub>                                | EN pin threshold voltage               |  | 1    | 1.23 | 1.5  | V    |
| I <sub>EN</sub>                                   | EN pin pull-up current                 | V <sub>EN</sub> = 0 V                    | 5    | 6.5  | 8    | μA   |
| Open-Drai   | n Output                               |  |      |      |      |      |
| Vol   | FLAGx pin output low level             | I <sub>FLAGx</sub> = 1.2 mA              | 0    |      | 0.4  | V    |
| I <sub>FLAGx</sub>                                | FLAGx pin leakage current              | V <sub>FLAGx</sub> = 3.3 V               |      | 0.3  | 1    | μA   |
| Power-Up  | Sequence                               |  |      |      |      |      |
|   | The second share of the largest second | All other timing options                 | -15% |      | 15%  |      |
| t <sub>d1</sub>                                   | Timer delay 1 tolerance                | 2-ms timing option                       | -20% |      | 20%  |      |
|   |  | All other timing options                 | -15% |      | 15%  |      |
| t <sub>d2</sub> Timer delay 2 tolerance           | 2-ms timing option                     | -20%                                     |      | 20%  |      |      |
|   |  | All other timing options                 | -15% |      | 15%  |      |
| t <sub>d3</sub>                                   | Timer delay 3 tolerance                | 2-ms timing option                       | -20% |      | 20%  |      |
| Power-Dov   | wn Sequence                            |  |      |      |      |      |
|   | Timing dolou 4 toloropoo               | All other timing options                 | -15% |      | 15%  |      |
| t <sub>d4</sub>                                   | Timing delay 4 tolerance               | 2-ms timing option                       | -20% |      | 20%  |      |
| +   | Timing dolou 5 toloropoo               | All other timing options                 | -15% |      | 15%  |      |
| t <sub>d5</sub>                                   | Timing delay 5 tolerance               | 2-ms timing option                       | -20% |      | 20%  |      |
| +   | Timing dolou 6 toloropoo               | All other timing options                 | -15% |      | 15%  |      |
| t <sub>d6</sub>                                   | Timing delay 6 tolerance               | 2-ms timing option                       | -20% |      | 20%  |      |
| Timing De   | lay Tolerance                          |  |      |      |      |      |
| <u>t<sub>dx</sub> - 70μs</u><br>t <sub>dx+1</sub> | Ratio of timing delays                 | For x = 1 or 4, 2-ms timing option       | 90%  |      | 110% |      |
| $\frac{t_{dx} - 400 \mu s}{t_{dx+1}}$             | Ratio of timing delays                 | For x = 1 or 4, all other timing options | 95%  |      | 105% |      |
| $\frac{t_{dx}}{t_{dx+1}}$                         | Ratio of timing delays                 | For x = 2 or 5                           | 95%  |      | 105% |      |



# **Typical Performance Characteristics**

 $T_J = -40^{\circ}C$  to +125°C (typical value at  $T_J = +25^{\circ}C$ ),  $V_{CC} = 3.3$  V, Delay = 10 ms, unless otherwise noted.





# **Detailed Description**

## **Overview**

The TPK1032 series products are simple power sequencers, which provide power-up and power-down sequence control of multichannel power supplies. Furthermore, the TPK1032 series support maximum three devices cascaded to control sequence of ninechannel power rails in one system.

The TPK1032 series products have three open-drain output channels, and all the channels can be pulled up to any required voltage level equal or lower than V<sub>CC</sub>. When the TPK1032 series are enabled with EN pin goes high, the three output channels turn to high with the sequence of FLAG1-FLAG2-FLAG3 after the selected delay period individually; When the TPK1032 series are disabled with EN pin goes low, the three output channels turn low one by one with the selected sequence after the selected delay period individually.

## **Functional Block Diagram**



# **Feature Description**

### Enable (EN)

The timing sequence of TPK1032 series is controlled by the enable (EN) signal. When device powered up, all the flags keep low until the EN pin is pulled high. An internal comparator, with reference voltage connected at negative terminal, set the enable threshold precisely at 1.22 V. When the EN pin voltage is higher than the threshold, the power-up sequence starts.

With the precision enable threshold, the TPK1032 series can be enabled after a certain delay period set by external capacitor or a certain voltage value determined by external resistor divider.



#### Figure 7 Using Capacitor at EN

Note: It is not recommended to connected EN to VCC directly. EN should be kept low before VCC is ready.



When using a capacitor at the EN pin (Figure 7), the enable delay period can be calculated by Equation 1:



#### Figure 8 Using Resistor Divider at EN

When using the resistor divider at the EN pin (Figure 8), the resistor divider ratio can be calculated by Equation 2:

$$V_{\text{EN}} = V_{\text{EN}_{-}\text{TH}} \times \frac{R_{\text{EN1}} + R_{\text{EN2}}}{R_{\text{EN2}}} - 6.5 \mu A \times R_{\text{EN1}}$$

(2)

The TPK1032 series also implement the EN pin de-glitch function. When there are ripple across the enable threshold at the EN pin, the device will always reset if the EN pin falls below the threshold. The timing delay only start counting at the last EN rising threshold (Figure 9).



Figure 9 Enable De-glitch

### **Power Sequence (FLAGx)**

When the TPK1032 series devices are enabled, all the output flags will be released sequentially. The timing delay period between two adjacent flags is determined by the device internal delay periods.

Figure 10 show the power sequences of the output flags.



Figure 10 Power Up and Power Down Sequence

#### **Power Sequence Interruption**

When the enable signal keeps constant during the entire power up or power down sequence, the TPK1032 series devices will operate the whole sequence as shown in Figure 10. However, if the enable signal falling or rising edge comes during the power up or power down sequence, the device will enter the interrupt status and initialize a new power down or power up sequence.





Figure 11 show the power up sequence with EN interruption.



Figure 11 Interrupt of Power Up Sequence





Figure 12 Interrupt of Power Down Sequence



## **Application and Implementation**

NOTE

Information in the following applications sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# **Application Information**

The TPK1032 series products are 3-channel simple power sequencers, which provide power-up and power-down sequence control of multi-channel power supplies. The following application schematic shows a typical usage of the TPK1032 series.

# **Typical Application**

Figure 13 and Figure 14 shows the typical application schematic of the TPK1032 series.



#### Figure 13 VCC and FLAGx with Same Power Rail



Figure 14 VCC and FLAGx with Different Power Rails

## **Layout Requirements**

FLAGx pull-up resistors, recommended 100 kΩ, should be placed closely to the flag output pins and the pull-up power supply.
The traces should be equal to each other, and the trace length should be as short as possible.



## **Package Outline Dimensions**

SOT23-6





## **IMPORTANT NOTICE AND DISCLAIMER**

#### Copyright© 3PEAK 2012-2023. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.