




Title: Overview		
A4	Nummer: TE0320	Rev. 00
Datum: 2009-09-21	Zeichner:	Blatt 1 von 8
Filename: 00.SchDoc		



Stiftreihe versetzt 1-reihig, 8pol.




Route JTAG lines, so that connector is last in chain.




	M0	M1	M2
Master SPI	1	0	0
JTAG	1	0	1
Slave Parallel	0	1	1
Slave Serial	1	1	1

Drive Done = Yes in ISE Options
DonePin = Pullnone in ISE Options



Place Termination at end of chain



Alternate assembly


Hardware Revisions:

REV3 REV2 REV1 REV0
OPEN OPEN OPEN OPEN -> Revision 00
OPEN OPEN OPEN CLOSE -> Revision 01
...

Variants:






VAR0 VAR1 VAR2 VAR3 VAR4 VAR5
OPEN OPEN OPEN OPEN OPEN OPEN -> EVAL 01
USB onboard, USB Powered, 2.5V VCCAUX, 3.3V VCCIO0
OPEN OPEN OPEN OPEN CLOSE -> Production 01
USB not onboard, B2B powered, Dipswitch 8 and pushbuttons omitt
3.3V VCCIO0

OPEN OPEN OPEN OPEN CLOSE OPEN -> EVAL 01
USB onboard, B2B Powered, 2.5V VCCAUX, 3.3V VCCIO0



InitB = Output high after configuration
M0, M1, M2 = Output with proper level after configuration
VS0,1,2 = Output high after configuration


PUPDC = high --> No configuration pullups




Optional, can also be equipped with x2, x4 and x6 switch.



Title: Configuration and Clock		
A4	Nummer: TE0320	Rev. 00
Datum: 2009-09-21	Zeichner:	Blatt 4 von 8
Filename: 03.SchDoc		





Title: B2B Connector J4		
A4	Nummer: TE0320	Rev. 00
Datum: 2009-09-21	Zeichner:	Blatt 7 von 8
Filename: 06.SchDoc		

