

# Military Grade 256-Kbit (32,768 x 8) High-Speed Paged Parallel EEPROM

#### **Features**

- · Fast Read Access Time: 90 ns
- · Automatic Page Write Operation:
  - Internally organized as 32,768 x 8 (256K)
  - Internal address and data latches for 64 bytes
  - Internal control timer
- · Fast Write Cycle Time:
  - Page Write cycle time: 3 ms or 10 ms maximum
  - 1 to 64-byte Page Write operation
- · Low-Power Dissipation:
  - 80 mA active current
  - 3 mA CMOS standby current
- · Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology:
  - Endurance: 10,000 or 100,000 cycles
  - Data retention: 10 years
- Single 5V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC<sup>®</sup> Approved Byte-Wide Pinout
- Full Military Temperature Range

### **Packages**

• 32-Lead CERDIP, 32-Lead Flatpack, 32-Lead CLCC and 30-Pin PGA


# **Table of Contents**

Fea	atures.		1
Pa	ckages	S	1
1.	Pack	age Types (not to scale)	4
2.	Pin D	Descriptions	5
3.	Desc	pription	6
	3.1.	Block Diagram	6
4.	Elect	trical Characteristics	7
т.	4.1.	Absolute Maximum Ratings	
		6	
	4.2. 4.3.	DC and AC Operating Range  DC Characteristics	
	-		
	4.4.	Pin Capacitance	
5.	Norm	nalized I <sub>CC</sub> Graphics	g
6.	Devi	ce Operation	
	6.1.	Operating Modes	11
	6.2.	AC Read Characteristics	11
	6.3.	AC Read Waveforms	12
	6.4.	Input Test Waveforms and Measurement Level	12
	6.5.	Output Test Load	12
	6.6.	AC Write Characteristics	13
	6.7.	AC Write Waveforms	13
	6.8.	Page Mode Characteristics	14
	6.9.	Page Mode Write Waveforms <sup>(1,2)</sup>	15
	6.10.	. Chip Erase Waveforms	15
	6.11.	Software Data Protection Enable Algorithm <sup>(1)</sup>	16
	6.12.	. Software Data Protection Disable Algorithm <sup>(1)</sup>	17
		Software Protected Program Cycle Waveform <sup>(1,2)</sup>	
	6.14.	. Data Polling Characteristics <sup>(1)</sup>	18
	6.15.	. Data Polling Waveforms	19
	6.16.	. Toggle Bit Characteristics <sup>(1)</sup>	19
	6.17.	Toggle Bit Waveforms	19
7.	Pack	aging Information	21
	7.1.	Package Marking Information	21
8.	Revis	sion History	26
The	e Micro	ochip Website	27
		Change Notification Service	
		r Support	
		••	
Pro	duct l	dentification System	28

Microchip Devices Code Protection Feature	29
Legal Notice	30
Trademarks	30
Quality Management System	31
Worldwide Sales and Service	32

### 1. Package Types (not to scale)


32-Pad CLCC<sup>(1)</sup> Top View



28-Lead PGA Top View

4	3	1	27	26
A6	A7	A14	WE	A13
5	2	28	24	25
A5	A12	Vcc	A9	A8
7	6		22	23
A3	A4		OE	A11
9	8		20	21
A1	A2		CE	A10
11	10	14	16	19
I/O0	A0	GND	I/O4	I/O7
12	13	15	17	18
I/O1	I/O2	I/O3	I/O5	I/O6

### 28-Lead Cerdip/Flatpack



#### Note:

1. CLCC package pins 1 and 17 are "Don't Connect".

# 2. Pin Descriptions

The descriptions of the pins are listed in Table 2-1.

Table 2-1. Pin Function Table

Name	32-Lead CERDIP	32-Lead CLCC	32-Lead FLATPACK	30-Pin PGA	Function
DC	_	1	_	_	Don't Connect
A14	1	2	1	1	Address
A12	2	3	2	2	Address
A7	3	4	3	3	Address
A6	4	5	4	4	Address
A5	5	6	5	5	Address
A4	6	7	6	6	Address
A3	7	8	7	7	Address
A2	8	9	8	8	Address
A1	9	10	9	9	Address
A0	10	11	10	10	Address
NC	_	12	_	_	No Connect
I/O0	11	13	11	11	Data Input/Output
I/O1	12	14	12	12	Data Input/Output
I/O2	13	15	13	13	Data Input/Output
GND	14	16	14	14	Ground
DC	_	17	_	_	Don't Connect
I/O3	15	18	15	15	Data Input/Output
1/04	16	19	16	16	Data Input/Output
I/O5	17	20	17	17	Data Input/Output
I/O6	18	21	18	18	Data Input/Output
1/07	19	22	19	19	Data Input/Output
CE	20	23	20	20	Chip Enable
A10	21	24	21	21	Address
ŌĒ	22	25	22	22	Output Enable
NC	_	26	_	_	No Connect
A11	23	27	23	23	Address
A9	24	28	24	24	Address
A8	25	29	25	25	Address
A13	26	30	26	26	Address
WE	27	31	27	27	Write Enable
V <sub>CC</sub>	28	32	28	28	Device Power Supply


### 3. Description

The AT28HC256 is a high-performance Electrically Erasable and Programmable Read-Only Memory (EEPROM). Its 256-Kb memory is organized as 32,768 words by 8 bits. Manufactured with Microchip's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 5 mA.

The AT28HC256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the address and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by  $\overline{DATA}$  Polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

The AT28HC256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.

#### 3.1 Block Diagram



#### 4. Electrical Characteristics

#### 4.1 Absolute Maximum Ratings

Temperature under bias  $-55^{\circ}\text{C to } +125^{\circ}\text{C}$  Storage temperature  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$  All input voltages (including NC pins) with respect to ground -0.6V to +6.25V All output voltages with respect to ground  $-0.6\text{V to } \text{V}_{\text{CC}} + 0.6\text{V}$  Voltage on  $\overline{\text{OE}}$  and A9 with respect to ground -0.6V to +13.5V

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range

		AT28HC256-90	AT28HC256-12
Operating Temperature (Case)	Military	-55°C to +125°C	-55°C to +125°C
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%

#### 4.3 DC Characteristics

Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Maximum	Units	Test Conditions
Input Load Current	ILI	_	10	μΑ	$V_{IN} = 0V$ to $V_{CC} + 1V$
Output Leakage Current	I <sub>LO</sub>	_	10	μA	$V_{I/O} = 0V$ to $V_{CC}$
V <sub>CC</sub> Standby Current TTL	I <sub>SB1</sub>	_	3	mA	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub> + 1V
V <sub>CC</sub> Standby Current CMOS	I <sub>SB2</sub>	_	300	μA	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$
V <sub>CC</sub> Active Current	I <sub>cc</sub>	_	80	mA	f = 5 MHz; I <sub>OUT</sub> = 0 mA
Input Low Voltage	V <sub>IL</sub>	_	0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0	_	V	
Output Low Voltage	V <sub>OL</sub>	_	0.45	V	I <sub>OL</sub> = 6.0 mA
Output High Voltage	V <sub>OH1</sub>	2.4	_	V	I <sub>OH</sub> = -4 mA

### 4.4 Pin Capacitance

### Table 4-3. Pin Capacitance<sup>(1,2)</sup>

Symbol	Typical	Maximum	Units	Conditions
C <sub>IN</sub>	4	6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

- 1. This parameter is characterized but is not 100% tested in production.
- 2.  $f = 1 \text{ MHz}, T_A = 25^{\circ}\text{C}$

### 5. Normalized I<sub>CC</sub> Graphics

Figure 5-1. Normalized Supply Current vs. Temperature




Figure 5-2. Normalized Supply Current vs. Address Frequency





Figure 5-3. Normalized Supply Current vs. Supply Voltage



### 6. Device Operation

**READ**: The AT28HC256 is accessed like a Static RAM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state when either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

**BYTE WRITE**: A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write is started, it will automatically time itself to completion. Once a programming operation is initiated and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

**PAGE WRITE**: The page write operation of the AT28HC256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150  $\mu$ s ( $t_{BLC}$ ) of the previous byte. If the  $t_{BLC}$  limit is exceeded, the AT28HC256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6-A14 inputs. For each  $\overline{WE}$  high-to-low transition during the page write operation, A6-A14 must be the same. The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING**: The AT28HC256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.

**TOGGLE BIT**: In addition to DATA Polling, the AT28HC256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

**DATA PROTECTION**: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Microchip incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE PROTECTION**: Hardware features protect against inadvertent writes to the AT28HC256 in the following ways:

- $V_{CC}$  sense if  $V_{CC}$  is below 3.8V (typical), the write function is inhibited
- $V_{CC}$  power-on delay once  $V_{CC}$  has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write
- write inhibit holding any one of OE low, CE high or WE high inhibits write cycles
- noise filter pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle

**SOFTWARE DATA PROTECTION**: A software-controlled data protection feature has been implemented on the AT28HC256. When enabled, the software data protection (SDP) will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC256 is shipped with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3-byte command sequence and after  $t_{WC}$ , the entire AT28HC256 will be protected against inadvertent write operations. It should be noted that, once protected, the host may still perform a byte or page write to the AT28HC256. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28HC256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , read operations will effectively be polling operations.

**DEVICE IDENTIFICATION**: An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to  $12V \pm 0.5V$  and using address locations 7FC0H to 7FFFH, the bytes may be written to or read from in the same manner as the regular memory array.

**OPTIONAL CHIP ERASE MODE**: The entire device can be erased using a 6-byte software code. See Software Chip Erase application note for details.

#### 6.1 Operating Modes

Table 6-1. Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write <sup>(1)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(2)</sup>	X	High-Z
Write Inhibit	X	X	V <sub>IH</sub>	
Write Inhibit	X	V <sub>IL</sub>	X	
Output Disable	X	V <sub>IH</sub>	X	High-Z
Chip Erase	V <sub>IL</sub>	V <sub>H</sub> (3)	V <sub>IL</sub>	High-Z

#### Note:

- 1. Refer to AC Programming Waveforms.
- 2. X can be V<sub>IL</sub> or V<sub>H</sub>.
- 3.  $V_H = 12.0 V \pm 0.5 V$


#### 6.2 AC Read Characteristics

Table 6-2. AC Read Characteristics


Parameter	Symbol	AT28HC256-90		AT28HC256-12		Units
		Min.	Max.	Min.	Max.	
Address to Output Delay	t <sub>ACC</sub>	_	90	_	120	ns
CE to Output Delay	t <sub>CE</sub> <sup>(1)</sup>	_	90	_	120	ns
OE to Output Delay	t <sub>OE</sub> <sup>(2)</sup>	0	40	0	50	ns
CE or OE to Output Float	t <sub>DF</sub> (3,4)	0	40	0	50	ns
Output Hold from $\overline{OE}$ or $\overline{CE}$ , whichever occurred first	t <sub>OH</sub>	0	_	0	_	ns

- 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$ - $t_{\text{CE}}$  after the address transition without impact on  $t_{\text{ACC}}$ .
- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$ - $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$ - $t_{\text{OE}}$  after an address change without impact in  $t_{\text{ACC}}$ .
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first ( $C_L = 5 \text{ pF}$ ).
- 4. This parameter is characterized and is not 100% tested.

#### 6.3 AC Read Waveforms




# 6.4 Input Test Waveforms and Measurement Level



**Note:**  $t_R$ ,  $t_F < 5$  ns.

### 6.5 Output Test Load



#### 6.6 AC Write Characteristics

**Table 6-3. AC Write Characteristics** 


Parameter	Symbol	Minimum	Maximum	Units
Address, OE Setup Time	t <sub>AS</sub> , t <sub>OES</sub>	0	_	ns
Address Hold Time	t <sub>AH</sub>	50	_	ns
Chip Select Setup Time	t <sub>CS</sub>	0	_	ns
Chip Select Hold Time	t <sub>CH</sub>	0	_	ns
Write Pulse Width (WE or CE)	t <sub>WP</sub>	100	<del>-</del>	ns
Data Setup Time	t <sub>DS</sub>	50	_	ns
Data, <del>OE</del> Hold Time	t <sub>DH</sub> , t <sub>OEH</sub>	0	<del>_</del>	μs
Time to Data Valid	t <sub>DV</sub>	NR <sup>(1)</sup>	<del></del>	

#### Note:


1. NR = No Restriction

#### 6.7 AC Write Waveforms

#### 6.7.1 WE Controlled



### 6.7.2 **CE** Controlled




### 6.8 Page Mode Characteristics

Table 6-4. Page Mode Characteristics

Parameter		Symbol	Minimum	Maximum	Units
Write Cycle Time	AT28HC256	4	_	10	ms
	AT28HC256F	twc 3 t <sub>AS</sub> 0		3	ms
Address Setup Time		t <sub>AS</sub>	0	_	ms
Address Hold Time	t <sub>AH</sub>	50	_	ns	
Data Setup Time		t <sub>DS</sub>	50	_	ns
Data Hold Time		t <sub>DH</sub>	0	_	ns
Write Pulse Width	t <sub>WP</sub>	100	_	ns	
Byte Load Cycle Time		t <sub>BLC</sub>	_	150	μs
Write Pulse Width High		t <sub>WPH</sub>	50	_	ns


### 6.9 Page Mode Write Waveforms<sup>(1,2)</sup>



#### Note:


- 1. A6 through A14 must specify the page address during each high-to-low transition of WE (or CE).
- 2.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.

### 6.10 Chip Erase Waveforms




- 1.  $t_S = t_H = 5 \mu sec (minimum)$
- 2.  $t_W = 10 \text{ msec (minimum)}$
- 3.  $V_H = 12.0V \pm 0.5V$

### 6.11 Software Data Protection Enable Algorithm<sup>(1)</sup>




- 1. Data format: I/O7-I/O0 (Hex); Address format: A14-A0 (Hex).
- 2. Write-Protect state will be activated at end of write even if no other data is loaded.
- 3. 1 to 64 bytes of data are loaded.

### 6.12 Software Data Protection Disable Algorithm<sup>(1)</sup>



- 1. Data format: I/O7-I/O0 (Hex); Address format: A14-A0 (Hex).
- 2. Write-Protect state will be deactivated at end of write period even if no other data is loaded.
- 3. 1 to 64 bytes of data are loaded.

### 6.13 Software Protected Program Cycle Waveform<sup>(1,2)</sup>



#### Note:

- 1. A6-A14 must specify the same page address during each high-to-low transition of WE (or CE) after the software code has been entered.
- 2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.


### 6.14 Data Polling Characteristics<sup>(1)</sup>

Table 6-5. Data Polling Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Data Hold Time	t <sub>DH</sub>	0	_	_	ns
OE Hold Time	t <sub>OEH</sub>	0	_	_	ns
OE to Output Delay <sup>(2)</sup>	t <sub>OE</sub>	<u> </u>	_	_	ns
Write Recovery Time	t <sub>WR</sub>	0	_	_	ns

- 1. These parameters are characterized and not 100% tested.
- 2. See AC Read Characteristics.

### 6.15 Data Polling Waveforms



### 6.16 Toggle Bit Characteristics<sup>(1)</sup>


Table 6-6. Toggle Bit Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Data Hold Time	t <sub>DH</sub>	10	_	_	ns
OE Hold Time	t <sub>OEH</sub>	10	_	_	ns
OE to Output Delay <sup>(2)</sup>	t <sub>OE</sub>	<del>-</del>	_	_	ns
OE High Pulse <sup>(2)</sup>	t <sub>OEHP</sub>	150	<del></del>	<del></del>	ns
Write Recovery Time	t <sub>WR</sub>	0	_	_	ns

#### Note:

- 1. These parameters are characterized and not 100% tested.
- 2. See AC Read Characteristics.

### 6.17 Toggle Bit Waveforms



- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

# 7. Packaging Information


### 7.1 Package Marking Information


### AT28HC256: Package Marking Information (SMD devices)


28-pii	n CERDIP	32-pad CLCC		
Topside	Backside	Topside	Backside	
ATMEL 5962-88634 ##XA C AT28HC2566 %%DM/883 YQyywwl	●YWWNNN-19104S 1&&&&&-\$ YYWW	▲ ATMEL 5962-88634 ##YA YQYYWW1 AT28HC2560 %%LM/883 C	YWWNNNS 19104 1&&&&&-\$ YYWW	
28-lead	I FLATPACK  Backside	30-p	in PGA Edges	
ATMEL 5962-88634 ##ZA C AT28HC2566 %%FM/883	●YWWNNN-19104S 1&&&&&-\$ YYWW	Δ ATMEL 5962-88634 ##UA YQyywwl AT28HC2560 %%UM/883 C	1&&&&&& YYW	


## = SMD Device 03: 90ns, 10ms TWC 01: 120ns, 10ms TWC 04: 90ns, 3ms TWC 02: 120ns, 3ms TWC	%% = Access 90: 90 ns 12: 120 ns	Time	@ = Write Endurance Rating Blank: Standard (10K at 10ms) E: Extended (100K at 10ms) F: Fast Write (10k at 3ms)	\$ = Assembly Location F: Philippines N: Thailand	
Country of Assembly Lot Tra		ce Code	Seal Year and Work Week		
&&&&& Country of Assembly YWW		YWWN	NN: Lot Trace Code	YYWW: Seal Year and Work Week	
Year, Quarter, Seal Year, Seal Week and Group D Coverage (Military Date Code)					

YQyywwl: Year, Quarter, Seal Year, Seal Week and Group D Coverage (Military Date Code)









# 8. Revision History

#### Revision A (April 2020)

Updated to the Microchip template. Microchip DS20006352 replaces Atmel document 0006. Added updated Part Markings to include new trace code format.

#### Atmel Document 0006 Revision M (December 2009)

Updated AC Characteristics and ordering information.

### The Microchip Website

Microchip provides online support via our website at <a href="http://www.microchip.com/">http://www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to http://www.microchip.com/pcn and follow the registration instructions.

### **Customer Support**

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: http://www.microchip.com/support

# **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



#### Examples

Table 12-1. AT28HC256 Ordering Information

Ordering Code	Standard Military Drawing Number (SMD#)	Package Number	t <sub>ACC</sub> (ns)	Operating Range
AT28HC256-90DM/883	5962-88634 03 XA	28D6		
AT28HC256-90FM/883	5962-88634 03 ZA	28F	00	
AT28HC256-90LM/883	5962-88634 03 YA	32L	90	Military/883C Class B, Fully Compliant
AT28HC256-90UM/883	5962-88634 03 UA	28U		
AT28HC256-12DM/883	5962-88634 01 XA	28D6		(-55°C to 125°C)
AT28HC256-12FM/883	5962-88634 01 ZA	28F	120	( 66 6 16 126 6)
AT28HC256-12LM/883	5962-88634 01 YA	32L	120	
AT28HC256-12UM/883	5962-88634 01 UA	28U		

Table 12-2. AT28HC256E Ordering Information (Not Dual Marked Packages)

Ordering Code	Standard Military Drawing Number (SMD#)	Package Number	t <sub>ACC</sub> (ns)	Operating Range
AT28HC256E-90DM/883	N/A	28D6		
AT28HC256E-90FM/883	N/A	28F	90	
AT28HC256E-90LM/883	N/A	32L	90	Military/883C Class B, Fully Compliant
AT28HC256E-90UM/883	N/A	28U		
AT28HC256E-12DM/883	N/A	28D6		(-55°C to 125°C)
AT28HC256E-12FM/883	N/A	28F	120	( 33 3 13 123 3)
AT28HC256E-12LM/883	N/A	32L	120	
AT28HC256E-12UM/883	N/A	28U		

Table 12-3. AT28HC256F Ordering Information

Ordering Code	Standard Military Drawing Number (SMD#)	Package Number	t <sub>ACC</sub> (ns)	Operating Range
AT28HC256F-90DM/883	5962-88634 04 XA	28D6		
AT28HC256F-90FM/883	5962-88634 04 ZA	28F	00	
AT28HC256F-90LM/883	5962-88634 04 YA	32L	90	Military/883C Class B,
AT28HC256F-90UM/883	5962-88634 04 UA	28U		
AT28HC256F-12DM/883	5962-88634 02 XA	28D6		(-55°C to 125°C)
AT28HC256F-12FM/883	5962-88634 02 ZA	28F	400	(-33 0 to 123 0)
AT28HC256F-12LM/883	5962-88634 02 YA	32L	120	
AT28HC256F-12UM/883	5962-88634 02 UA	28U		

Package Types					
28D6	28-Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline (Cerdip)				
28F	28-Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)				
32L	32-Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)				
28U	28-Pin, Ceramic Pin Grid Array (PGA)				
WM	Diced Die Military				
DWFM	Die in Wafer Form Military				
	Options				
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time 10 ms				
Е	High Endurance Option: Endurance = 100K Write Cycles				
F	Fast Write Option: Write Time = 3 ms				

### **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these
  methods, to our knowledge, require using the Microchip products in a manner outside the operating
  specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of
  intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

### **Legal Notice**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6095-4

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

### **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit http://www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
http://www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
http://www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			