

TinyLogic UHS Dual 2-Input NAND Gate with Schmitt Trigger Inputs

NC7WZ132

Description

The NC7WZ132 is a dual 2–Input NAND Gate with Schmitt–trigger inputs from **onsemi**'s Ultra High Speed Series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad V_{CC} operating range. The device is specified to operate over the 1.65 V to 5.5 V V_{CC} operating range. The inputs and output are high impedance when V_{CC} is 0 V. Inputs tolerate voltages up to 5.5 V independent of V_{CC} operating voltage. Schmitt trigger inputs achieve typically 1 V hysteresis between the positive–going and negative–going input threshold voltage at 5 V V_{CC} .

Features

- Space Saving US8 Surface Mount Package
- MicroPakTM Leadless Package
- Ultra High Speed: $t_{PD} = 3.1$ ns Typ. into 50 pF at 5 V V_{CC}
- High Output Drive: ±24 mA at 3 V V_{CC}
- Broad V_{CC} Operating Range: 1.65 V to 5.5 V
- ullet Matches the Performance of LCX when Operated at 3.3 V V_{CC}
- Power Down High Impedance Inputs / Output
- Overvoltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- Schmitt Trigger Inputs are Tolerant of Slow Changing Input Signals
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Logic Symbol

1

MARKING DIAGRAMS



UQFN8 1.6X1.6, 0.5P CASE 523AY





US8 CASE 846AN




T5, WZD2 = Specific Device Code

KK = 2-Digit Lot Run Traceability Code XY = 2-Digit Date Code Format Z = Assembly Plant Code


ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

Connection Diagram



AAA



AAA represents Product Code Top Mark - see ordering code

NOTE: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Figure 3. Pin One Orientation Diagram

PIN DESCRIPTION

(Top View)

Pin Names	Description
A _n , B _n	Inputs
Y _n	Output

FUNCTION TABLE $(Y = \overline{AB})$

Inp	Output	
Α	В	Υ
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = HIGH Logic Level L = LOW Logic Level

NC7WZ132

ABSOLUTE MAXIMUM RATINGS

Symbol	Parame	Min	Max	Unit	
V _{CC}	Supply Voltage		-0.5	6.5	V
V _{IN}	DC Input Voltage		-0.5	6.5	V
V _{OUT}	DC Output Voltage		-0.5	6.5	V
I _{IK}	DC Input Diode Current	V _{IN} < 0 V	-	-50	mA
I _{OK}	DC Output Diode Current	V _{OUT} < 0 V	-	-50	mA
I _{OUT}	DC Output Current	-	±50	mA	
I _{CC} / I _{GND}	DC V _{CC} / GND Current	-	±100	mA	
T _{STG}	Storage Temperature	-65	+150	°C	
TJ	Junction Temperature under Bias		-	150	°C
TL	Junction Lead Temperature (Soldering, 10 Seconds)		-	260	°C
P _D	Power Dissipation in Still Air US8		-	500	mW
		MicroPak-8	-	539	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Paramet	Min	Max	Unit	
V _{CC}	Supply Voltage Operating	1.65	5.5	V	
	Supply Voltage Data Retention	1.5	5.5		
V _{IN}	Input Voltage	0	5.5	V	
V _{OUT}	Output Voltage	0	V _{CC}	V	
T _A	Operating Temperature		-40	+85	°C
$\theta_{\sf JA}$	Thermal Resistance US8		-	250	°C/W
		MicroPak-8	-	232	°C/W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Unused inputs must be held HIGH or LOW. They may not float.

NC7WZ132

DC ELECTICAL CHARACTERISTICS


					T	A = +25°	С	$T_A = -40$	to +85°C			
Symbol	Parameter	V _{CC} (V)	Co	onditions	Min	Тур	Max	Min	Max	Unit		
V_P	Positive Threshold	1.65			_	0.99	1.4	-	1.4	V		
	Voltage	2.3			_	1.39	1.8	_	1.8	1		
		3.0			_	1.77	2.2	<u> </u>	2.2	1		
		4.5			_	2.49	3.1	<u> </u>	3.1	1		
		5.5			-	2.96	3.6	_	3.6	1		
V _N	Negative Threshold	1.65			0.2	0.53	-	0.2	-	V		
	Voltage	2.3	1		0.4	0.78	-	0.4	-	1		
		3.0	1		0.6	1.02	-	0.6	-	1		
		4.5	1		1.0	1.48	-	1.0	-	1		
		5.5	1		1.2	1.76	-	1.2	-	1		
V _H	Hysteresis Voltage	1.65			0.15	0.46	0.9	0.15	0.9	V		
		2.3	1		0.25	0.61	1.1	0.25	1.1	1		
		3.0	1		0.4	0.75	1.2	0.4	1.2	1		
		4.5			0.6	1.01	1.5	0.6	1.5	1		
		5.5	1		0.7	1.20	1.7	0.7	1.7	1		
V _{OH}	HIGH Level Output	1.65	V _{IN} = V _{IH} or V _{IL}	V _{IN} = V _{IH}	I _{OH} = -100 μA	1.55	1.65	-	1.55	-	٧	
	Voltage	2.3	or V _{IL}		2.2	2.3	-	2.2	-	1		
		3.0			2.9	3.0	-	2.9	-	1		
		4.5	1		4.4	4.5	-	4.4	-	1		
		1.65	1	I _{OH} = -4 mA	1.29	1.52	-	1.29	-	1		
		2.3	1	I _{OH} = -8 mA	1.9	2.15	-	1.9	-	1		
		3.0	1	I _{OH} = -16 mA	2.4	2.80	-	2.4	-	1		
		3.0		1	,	I _{OH} = -24 mA	2.3	2.68	-	2.3	-	1
		4.5	1	I _{OH} = -32 mA	3.8	4.20	-	3.8	-	1		
V _{OL}	LOW Level Output	1.65	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 100 μA	_	0.0	0.10	_	0.10	V		
	Voltage	2.3	or v _{IL}		-	0.0	0.10	_	0.10			
		3.0	1		-	0.0	0.10	_	0.10			
		4.5			-	0.0	0.10	_	0.10			
		1.65		I _{OL} = 4 mA	_	0.08	0.24	_	0.24	1		
		2.3		I _{OL} = 8 mA	_	0.10	0.3	_	0.3			
		3.0		I _{OL} = 16 mA	_	0.15	0.4	_	0.4			
	3.0		I _{OL} = 24 mA	_	0.22	0.55	_	0.55	1			
	4.5	1	I _{OL} = 32 mA	-	0.22	0.55	-	0.55	1			
I _{IN}	Input Leakage Current	1.65 to 5.5	V _{IN} = 5.5	V, GND	_	-	±0.1	_	±1	μΑ		
I _{OFF}	Power Off Leakage Current	0.0	V _{IN} or V _{OL}	_{IT} = 5.5 V	_	_	1	_	10	μΑ		
I _{CC}	Quiescent Supply Current	1.65 to 5.5	V _{IN} = 5.5 \	, GND	-	-	1	-	10	μΑ		

AC ELECTRICAL CHARACTERISTICS

				T _A = +25°C		T _A = -40 to +85°C			
Symbol	Parameter	V _{CC} (V)	Conditions	Min	Тур	Max	Min	Max	Unit
t_{PLH} , t_{PHL}		1.8 ±0.15	C _L = 15 pF,	-	7,1	13.0	_	13.5	ns
	(Figure 5, 7)	2.5 ±0.2	$R_L = 1 M\Omega$	-	4.5	7.5	_	8.0	
		3.3 ±0.3		-	3.4	5.0	_	5.5	
		5.0 ±0.5	1	-	2.6	3.8	-	4.2	
		3.3 ±0.3	C _L = 50 pF,	-	4.0	5.8	-	6.3	ns
		5.0 ±0.5	$R_L = 500 \Omega$	-	3.1	4.5	_	4.9	
C _{IN}	Input Capacitance	0		-	2.5	-	-	-	pF
C _{PD}		3.3	(Note 2)	_	15	-	_	-	pF
	(Figure 6)		1	-	18	-	-	-	


^{2.} C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (see Figure 6) C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC}static).

AC Loading and Waveforms




 C_L includes load and stray capacitance Input PRR = 1.0 MHz, t_W = 500 ns $\,$

Figure 5. AC Test Circuit



Input = AC Waveform; $t_r = t_f = 1.8$ ns; PRR = 10 MHz; Duty Cycle = 50%.

Figure 6. I_{CCD} Test Circuit



ORDERING INFORMATION

Order Number	Top Mark	Package	Shipping [†]
NC7WZ132K8X	WZD2	8-Lead US8, JEDEC MO-187, Variation CA 3.1 mm Wide	3000 / Tape & Reel
NC7WZ132K8X-L22236	WZD2	8-Lead US8, JEDEC MO-187, Variation CA 3.1 mm Wide	3000 / Tape & Reel
NC7WZ132L8X	T5	8-Lead MicroPak, 1.6 mm Wide	5000 / Tape & Reel
NC7WZ132L8X-L22185	T5	8-Lead MicroPak, 1.6 mm Wide	5000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MicroPak is trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


^{3.} All packages are lead free per JEDEC: J-STD-020B standard.


UQFN8 1.6X1.6, 0.5P CASE 523AY ISSUE O

DATE 31 AUG 2016










RECOMMENDED LAND PATTERN

NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.





DOCUMENT NUMBER:	98AON13591G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	UQFN8 1.6X1.6, 0.5P		PAGE 1 OF 1		

ON Semiconductor and a retrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


US8 CASE 846AN ISSUE O

DATE 31 DEC 2016






RECOMMENDED LAND PATTERN




NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- **B. DIMENSIONS ARE IN MILLIMETERS.**
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994.

SIDE VIEW





DOCUMENT NUMBER:	98AON13778G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	US8		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales