Low Voltage Quad 2-Input AND Gate

74LVX08

Description

The LVX08 contains four 2−input AND gates. The inputs tolerate voltages up to 6.5 V allowing the interface of 5 V systems to 3 V systems.

Features

- Input Voltage Level Translation from 5 V to 3 V
- Ideal for Low Power/Low Noise 3.3 V Applications
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance

TSSOP−14, WB
CASE 948G

SOIC14
CASE 751EF

MARKING DIAGRAM

XXX XXX ALYW	XXXXXX AWLYWW

XXX = Specific Device Code
A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week

Figure 1. Connection Diagram

Figure 2. Logic Symbol

ABSOLUTE MAXIMUM RATINGS

| Symbol	Parameter		Ratings	Unit
V_{CC}	Supply Voltage		−0.5 to 6.5	V
I_{IK}	DC Input Diode Current, $V_I = -0.5$ V		−20	mA
V_I	DC Input Voltage		−0.5 to 6.5	V
I_{OK}	DC Output Diode Current	$V_O = -0.5$ V	−20	mA
		$V_O = V_{CC} + 0.5$ V	+20	
V_O	DC Output Voltage		−0.5 to V_{CC} + 0.5	V
I_O	DC Output Source or Sink Current		±25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current		±50	mA
T_{STG}	Storage Temperature		−65 to 150	°C
P_D	Power Dissipation	SOIC	1077	mW
		TSSOP	833	
T_L	Lead Temperature (Soldering, 10 Second)		240	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS (Note 1)

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	2.0	3.6	V
V_I	Input Voltage	0	5.5	V
V_O	Output Voltage	0	V_{CC}	V
T_A	Operating Temperature	−40	+85	°C
$\Delta t / \Delta V$	Input Rise and Fall Time	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
1. Unused inputs must be held HIGH or LOW. They may not float.

PIN DESCRIPTION

PIN NAMES	DESCRIPTION
A_n, B_n	Inputs
O_n	Outputs

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V_{CC}	Conditions	$T_A = 25°C$			$T_A = -40°C$ to $+85°C$			Unit
				Min	Typ	Max	Min	Typ	Max	
V_{IH}	HIGH Level Input Voltage	2.0		1.5	–	–	1.5	–	–	V
		3.0		2.0	–	–	2.0	–	–	
		3.6		2.4	–	–	2.4	–	–	
V_{IL}	LOW Level Input Voltage	2.0		–	–	0.5	–	–	0.5	V
		3.0		–	–	0.8	–	–	0.8	
		3.6		–	–	0.8	–	–	0.8	
V_{OH}	HIGH Level Output Voltage	2.0	$V_{IN} = V_{IL}$ or V_{IH}, $I_{OH} = -50$ µA	1.9	2.0	–	1.9	–	–	V
		3.0	$V_{IN} = V_{IL}$ or V_{IH}, $I_{OH} = -50$ µA	2.9	3.0	–	2.9	–	–	
			$V_{IN} = V_{IL}$ or V_{IH}, $I_{OH} = -4$ mA	2.58	–	–	2.48	–	–	
V_{OL}	LOW Level Output Voltage	2.0	$V_{IN} = V_{IL}$ or V_{IH}, $I_{OL} = -50$ µA	–	0.0	0.1	–	–	0.1	V
		3.0	$V_{IN} = V_{IL}$ or V_{IH}, $I_{OL} = -50$ µA	–	0.0	0.1	–	–	0.1	
			$V_{IN} = V_{IL}$ or V_{IH}, $I_{OL} = -4$ mA	–	–	0.36	–	–	0.44	
I_{IN}	Input Leakage Current	3.6	$V_{IN} = 5.5$ V or GND	–	–	±0.1	–	–	±1.0	µA
I_{CC}	Quiescent Supply Current	3.6	$V_{IN} = V_{CC}$ or GND	–	–	2.0	–	–	20.0	µA

NOISE CHARACTERISTICS (Note 2)

Symbol	Parameter	V_{CC} (V)	C_L (pF)	$T_A = -40°C$		Unit
				Typ	Limit	
V_{OLP}	Quiet Output Maximum Dynamic V_{OL}	3.3	50	0.3	0.8	V
V_{OLV}	Quiet Output Minimum Dynamic V_{OL}	3.3	50	−0.3	−0.5	V
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3	50	–	2.0	V
V_{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3	50	–	0.8	V

2. Input $t_r = t_f = 3$ ns

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V_{CC}	Conditions	$T_A = 25°C$			$T_A = -40°C$ to $+85°C$			Unit
				Min	Typ	Max	Min	Typ	Max	
t_{PLH}, t_{PHL}	Propagation Delay Time	2.7	$C_L = 15$ pF	–	6.3	11.4	1.0	–	13.5	ns
			$C_L = 50$ pF	–	8.8	14.9	1.0	–	17.0	
		3.3 ± 0.3	$C_L = 15$ pF	–	4.8	7.1	1.0	–	8.5	
			$C_L = 50$ pF	–	7.3	10.6	1.0	–	12.0	
t_{OSLH}, t_{OSHL}	Output to Output Skew (Note 3)	2.7	$C_L = 50$ pF	–	–	1.5	–	–	1.5	ns
		3.3		–	–	1.5	–	–	1.5	

3. Parameter guaranteed by design $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$.

CAPACITANCE

Symbol	Parameter	$T_A = 25°C$			$T_A = -40°C$ to +85°C			Unit
		Min	Typ	Max	Min	Typ	Max	
C_{IN}	Input Capacitance	–	4	10	–	–	10	pF
C_{PD}	Power Dissipation Capacitance (Note 4)	–	18	–	–	–	–	pF

4. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \dfrac{C_{PD} \times V_{CC} \times f_{IN} \times I_{CC}}{4\ (per\ Gate)}$

ORDERING INFORMATION

Product Number	Package	Marking	Shipping[†]
74LVX08MTCX	TSSOP−14 WB (Pb−Free/Halide Free)	LVX 08	2500 / Tape and Reel
74LVX08MX	SOIC14 (Pb−Free/Halide Free)	LVX08	2500 / Tape and Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*−Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

SOIC14
CASE 751EF
ISSUE O

DATE 30 SEP 2016

8.75
8.50
[A]

7.62

[B]

14   8

6.00

4.00
3.80

PIN #1
IDENT.

1   7

1.27

0.51
0.35

(0.33)

TOP VIEW

⊕ | 0.25 Ⓜ | C | B | A

14   0.65   8

5.60

1.70

1   7

1.27

LAND PATTERN RECOMMENDATION

1.75 MAX

[C]

1.50
1.25

0.25
0.10

⌒ | 0.10 | C

FRONT VIEW

A

0.25
0.19

SIDE VIEW

NOTES:
A. CONFORMS TO JEDEC MS−012,
   VARIATION AB, ISSUE C
B. ALL DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS DO NOT INCLUDE MOLD
   FLASH OR BURRS
D. LAND PATTERN STANDARD:
   SOIC127P600X145−14M
E. CONFORMS TO ASME Y14.5M, 2009

0.50
0.25 x 45°

R0.10

R0.10

GAGE
PLANE

8°
0°

0.36

0.90
0.50

(1.04)

SEATING PLANE

DETAIL A
SCALE 16 : 1

DOCUMENT NUMBER:	98AON13739G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC14		PAGE 1 OF 1

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

onsemi.

TSSOP−14 WB
CASE 948G
ISSUE C

DATE 17 FEB 2016

14

SCALE 2:1

1

14X **K** REF

⊕ | 0.10 (0.004) Ⓜ | T | U Ⓢ | V Ⓢ

⌓ | 0.15 (0.006) | T | U Ⓢ

2X **L/2**

L

PIN 1
IDENT.

14   8

B

−U−

1   7

⌓ | 0.15 (0.006) | T | U Ⓢ

A

−V−

N

0.25 (0.010)

M

N

F

DETAIL E

K

K1

J J1

SECTION N−N

C

⌓ | 0.10 (0.004)

−T− SEATING
PLANE

D   **G**   **H**

DETAIL E

−W−

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

**GENERIC
MARKING DIAGRAM***

14

XXXX
XXXX
ALYW■

1

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
■ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT

7.06

1

0.65
PITCH

14X
0.36

14X
1.26

DIMENSIONS: MILLIMETERS

ADDITIONAL INFORMATION

◊