# 3.3 V ECL 2-Input Differential AND/NAND

### MC100LVEL05

#### **Description**

The MC100LVEL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the MC100EL05 device and operates from a 3.3 V supply voltage. With propagation delays and output transition times equivalent to the EL05, the LVEL05 is ideally suited for those applications which require the ultimate in AC performance at low voltage power supplies.

Because a negative 2-input NAND is equivalent to a 2-input OR function, the differential inputs and outputs of the device allows the LVEL05 to also be used as a 2-input differential OR/NOR gate.

#### **Features**

- 340 ps Propagation Delay
- High Bandwidth Output Transitions
- ESD Protection:
  - ♦ > 4 kV Human Body Mode
  - → > 200 V Machine Model
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V<sub>CC</sub> = 3.0 V to 3.8 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Q Output will Default LOW with All Inputs Open or at V<sub>EE</sub>
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity
  - ◆ Level 1 for SOIC-8
  - ◆ Level 3 for TSSOP-8
  - ◆ For Additional Information, see Application Note <u>AND8003/D</u>
- Flammability Rating: UL 94 V-0 @ 0.125 in,

Oxygen Index: 28 to 34

- Transistor Count = 69 Devices
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



#### ON Semiconductor®

www.onsemi.com






TSSOP-8 DT SUFFIX CASE 948R

#### **MARKING DIAGRAMS\***





SOIC-8

A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

 $\overline{M}$  = Date Code

= Pb-Free Package


(Note: Microdot may be in either location)
\*For additional marking information, refer to
Application Note AND8002/D.

#### **ORDERING INFORMATION**

| Device           | Package              | Shipping <sup>†</sup> |
|------------------|----------------------|-----------------------|
| MC100LVEL05DG    | SOIC-8<br>(Pb-Free)  | 98 Units/Tube         |
| MC100LVEL05DR2G  | SOIC-8<br>(Pb-Free)  | 2500/Tape & Reel      |
| MC100LVEL05DTR2G | TSSOP-8<br>(Pb-Free) | 2500/Tape & Reel      |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### MC100LVEL05



**Table 1. PIN DESCRIPTION** 

| PIN   | FUNCTION   |
|---|--|
| D0, $\overline{\text{D0}}$ ; D1, $\overline{\text{D1}}$<br>Q, $\overline{\text{Q}}$<br>V <sub>CC</sub><br>V <sub>EE</sub> | ECL Data Inputs ECL Data Outputs Positive Supply Negative Supply |

Figure 1. Logic Diagram and Pinout Assignment

**Table 2. MAXIMUM RATINGS** 

| Symbol            | Parameter  | Condition 1                                    | Condition 2   | Rating            | Unit |
|-------------------|--|--|---|-------------------|------|
| V <sub>CC</sub>   | PECL Mode Psower Supply                            | V <sub>EE</sub> = 0 V                          |   | 8 to 0            | V    |
| V <sub>EE</sub>   | NECL Mode Power Supply                             | V <sub>CC</sub> = 0 V                          |   | -8 to 0           | V    |
| VI                | PECL Mode Input Voltage<br>NECL Mode Input Voltage | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V | $\begin{array}{l} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$ | 6 to 0<br>–6 to 0 | V    |
| l <sub>out</sub>  | Output Current                                     | Continuous<br>Surge                            |   | 50<br>100         | mA   |
| T <sub>A</sub>    | Operating Temperature Range                        |  |   | -40 to +85        | °C   |
| T <sub>stg</sub>  | Storage Temperature Range                          |  |   | -65 to +150       | °C   |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             | SOIC-8  | 190<br>130        | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case)              | Standard Board                                 | SOIC-8  | 41 to 44 ±5%      | °C/W |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             | TSSOP-8   | 185<br>140        | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case)              | Standard Board                                 | TSSOP-8   | 41 to 44 ±5%      | °C/W |
| T <sub>sol</sub>  | Wave Solder (Pb-Free)                              | < 2 to 3 sec @ 260°C                           |   | 265               | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### MC100LVEL05

Table 3. LVPECL DC CHARACTERISTICS (V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = 0.0 V (Note 1))

|                 |   |            | -40°C |            |            | 25°C |            |            | 85°C |            |      |
|-----------------|---|------------|-------|------------|------------|------|------------|------------|------|------------|------|
| Symbol          | Characteristic  | Min        | Тур   | Max        | Min        | Тур  | Max        | Min        | Тур  | Max        | Unit |
| I <sub>EE</sub> | Power Supply Current  |            | 18    | 25         |            | 18   | 25         |            | 19   | 26         | mA   |
| V <sub>OH</sub> | Output HIGH Voltage (Note 2)  | 2215       | 2295  | 2420       | 2275       | 2345 | 2420       | 2275       | 2345 | 2420       | mV   |
| V <sub>OL</sub> | Output LOW Voltage (Note 2)   | 1470       | 1605  | 1745       | 1490       | 1595 | 1680       | 1490       | 1595 | 1680       | mV   |
| V <sub>IH</sub> | Input HIGH Voltage (Single-Ended)   | 2135       |       | 2420       | 2135       |      | 2420       | 2135       |      | 2420       | mV   |
| V <sub>IL</sub> | Input LOW Voltage (Single-Ended)  | 1490       |       | 1825       | 1490       |      | 1825       | 1490       |      | 1825       | mV   |
| VIHCMR          | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 3)<br>Vpp < 500 mV<br>Vpp ≥ 500 mV | 1.2<br>1.5 |       | 2.9<br>2.9 | 1.1<br>1.4 |      | 2.9<br>2.9 | 1.1<br>1.4 |      | 2.9<br>2.9 | V    |
| I <sub>IH</sub> | Input HIGH Current  |            |       | 150        |            |      | 150        |            |      | 150        | μΑ   |
| I <sub>IL</sub> | Input LOW Current   | 0.5        |       |            | 0.5        |      |            | 0.5        |      |            | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3$  V.
- Outputs are terminated through a 50 ohm resistor to V<sub>CC</sub> 2.0 V.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

Table 4. LVNECL DC CHARACTERISTICS ( $V_{CC} = 0.0 \text{ V}$ ;  $V_{EE} = -3.3 \text{ V}$  (Note 1))

|                    |   |              | -40°C |              |              | 25°C  |              |              | 85°C  |              |      |
|--------------------|---|--------------|-------|--------------|--------------|-------|--------------|--------------|-------|--------------|------|
| Symbol             | Characteristic  | Min          | Тур   | Max          | Min          | Тур   | Max          | Min          | Тур   | Max          | Unit |
| I <sub>EE</sub>    | Power Supply Current  |              | 18    | 25           |              | 18    | 25           |              | 19    | 26           | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 2)  | -1085        | -1005 | -880         | -1025        | -955  | -880         | -1025        | -955  | -880         | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 2)   | -1830        | -1695 | -1555        | -1810        | -1705 | -1620        | -1810        | -1705 | -1620        | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)   | -1165        |       | -880         | -1165        |       | -880         | -1165        |       | -880         | mV   |
| $V_{IL}$           | Input LOW Voltage (Single-Ended)  | -1810        |       | -1475        | -1810        |       | -1475        | -1810        |       | -1475        | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 3)<br>Vpp < 500 mV<br>Vpp ≥ 500 mV | -2.1<br>-1.8 |       | -0.4<br>-0.4 | -2.2<br>-1.9 |       | -0.4<br>-0.4 | -2.2<br>-1.9 |       | -0.4<br>-0.4 | V    |
| I <sub>IH</sub>    | Input HIGH Current  |              |       | 150          |              |       | 150          |              |       | 150          | μΑ   |
| I <sub>IL</sub>    | Input LOW Current   | 0.5          |       |              | 0.5          |       |              | 0.5          |       |              | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with V $_{CC}$ . V $_{EE}$  can vary  $\pm 0.3$  V. 2. Outputs are terminated through a 50 ohm resistor to V $_{CC}$  2.0 V.
- 3. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

#### MC100LVEL05

Table 5. AC CHARACTERISTICS ( $V_{CC} = 3.3 \text{ V}$ ;  $V_{EE} = 0.0 \text{ V}$  or  $V_{CC} = 0.0 \text{ V}$ ;  $V_{EE} = -3.3 \text{ V}$  (Note 1))

|                                      |   |     | -40°C |      |     | 25°C |      |     | 85°C |      |      |
|--------------------------------------|---|-----|-------|------|-----|------|------|-----|------|------|------|
| Symbol                               | Characteristic                          | Min | Тур   | Max  | Min | Тур  | Max  | Min | Тур  | Max  | Unit |
| f <sub>max</sub>                     | Maximum Toggle Frequency                |     | 1.6   |      |     | 1.6  |      |     | 1.6  |      | GHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay to Output             | 240 | 260   | 440  | 240 | 340  | 440  | 250 |      | 450  | ps   |
| <sup>‡</sup> JITTER                  | Cycle-to-Cycle Jitter                   |     | 6.7   |      |     | 7.5  |      |     | 8.2  |      | ps   |
| $V_{PP}$                             | Input Swing (Note 2)                    | 150 |       | 1000 | 150 |      | 1000 | 150 |      | 1000 | mV   |
| t <sub>r</sub><br>t <sub>f</sub>     | Output Rise/Fall Times Q<br>(20% – 80%) | 100 |       | 320  | 100 | 210  | 320  | 100 |      | 320  | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1.  $V_{EE}$  can vary  $\pm 0.3$  V.
- 2. V<sub>PP</sub>(min) is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈40.




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D – Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices


ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





SOIC-8 NB CASE 751-07 **ISSUE AK** 


**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


|     | MILLIN | IETERS | INCHES    |       |  |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN    | MAX    | MIN       | MAX   |  |
| Α   | 4.80   | 5.00   | 0.189     | 0.197 |  |
| В   | 3.80   | 4.00   | 0.150     | 0.157 |  |
| С   | 1.35   | 1.75   | 0.053     | 0.069 |  |
| D   | 0.33   | 0.51   | 0.013     | 0.020 |  |
| G   | 1.27   | 7 BSC  | 0.050 BSC |       |  |
| Н   | 0.10   | 0.25   | 0.004     | 0.010 |  |
| J   | 0.19   | 0.25   | 0.007     | 0.010 |  |
| K   | 0.40   | 1.27   | 0.016     | 0.050 |  |
| М   | 0 °    | 8 °    | 0 °       | 8 °   |  |
| N   | 0.25   | 0.50   | 0.010     | 0.020 |  |
| S   | 5.80   | 6.20   | 0.228     | 0.244 |  |

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week W

= Pb-Free Package

XXXXXX XXXXXX AYWW AYWW Ŧ  $\mathbb{H}$ Discrete **Discrete** (Pb-Free) XXXXXX = Specific Device Code

= Assembly Location Α = Year ww = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED" |             |
|------------------|-------------|--|-------------|
| DESCRIPTION:     | SOIC-8 NB   |  | PAGE 1 OF 2 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

#### SOIC-8 NB CASE 751-07 ISSUE AK

#### **DATE 16 FEB 2011**

| STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER   | STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1 | STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1   | STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE  |
|--|---|--|--|
| STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE   | PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE   | PIN 1. INPUT  2. EXTERNAL BYPASS  3. THIRD STAGE SOURCE  4. GROUND  5. DRAIN  6. GATE 3  7. SECOND STAGE Vd  8. FIRST STAGE Vd   | PIN 1. COLLECTOR, DIE #1 2. BASE, #1   |
| STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON       | STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND  | STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1   | STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 9. DRAIN  |
| STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN  | STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN                                       | STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON                                      | STYLE 16:  PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 |
| STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC  | STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN  | STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2   | STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN  |
| 3. V10UT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC  STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6 | STYLE 22:   | 7. DRAIN 1 8. MIRROR 1 STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT | STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE                                       |
| STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT   | STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC  | STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN   | STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN   |
| STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1                              | STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1             |  |  |

| DOCUMENT NUMBER: | 98ASB42564B | Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |  |
|------------------|-------------|---|-------------|--|--|--|
| DESCRIPTION:     | SOIC-8 NB   |   | PAGE 2 OF 2 |  |  |  |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


<u>0.10 (0.004)</u> -T- SEATING PLANE





#### **TSSOP 8 CASE 948R-02 ISSUE A**

#### **DATE 04/07/2000**

## SCALE 2:1







- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH. OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

|     | MILLIN   | IETERS | INC   | HES   |
|-----|----------|--------|-------|-------|
| DIM | MIN      | MAX    | MIN   | MAX   |
| Α   | 2.90     | 3.10   | 0.114 | 0.122 |
| В   | 2.90     | 3.10   | 0.114 | 0.122 |
| С   | 0.80     | 1.10   | 0.031 | 0.043 |
| D   | 0.05     | 0.15   | 0.002 | 0.006 |
| F   | 0.40     | 0.70   | 0.016 | 0.028 |
| G   | 0.65     | BSC    | 0.026 | BSC   |
| K   | 0.25     | 0.40   | 0.010 | 0.016 |
| L   | 4.90 BSC |        | 0.193 | BSC   |
| M   | 0°       | 6 °    | 0°    | 6°    |

| DOCUMENT NUMBER: | 98AON00236D | Electronic versions are uncontrolled except when accessed directly from the Documen<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |  |
|------------------|-------------|--|-------------|--|--|--|
| DESCRIPTION:     | TSSOP 8     |  | PAGE 1 OF 1 |  |  |  |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales