

High power density 600V Half bridge driver with two enhancement mode GaN HEMT



QFN 9x9x1 mm

Features

- 600 V system-in-package integrating half-bridge gate driver and high-voltage power GaN transistors in asymmetrical configuration:
 - QFN 9 x 9 x 1 mm package
 - $R_{DS(ON)} = 150 \text{ m}\Omega \text{ (LS)} + 225 \text{ m}\Omega \text{ (HS)}$
 - $I_{DS(MAX)} = 10 \text{ A (LS)} + 6.5 \text{ A (HS)}$
- Reverse current capability
- Zero reverse recovery loss
- UVLO protection on low-side and high-side
- Internal bootstrap diode
- Interlocking function
- Dedicated pin for shutdown functionality
- Accurate internal timing match
- 3.3 V to 15 V compatible inputs with hysteresis and pull-down
- Overtemperature protection
- Bill of material reduction
- Very compact and simplified layout
- Flexible, easy and fast design.

Application

- Switch-mode power supplies
- Chargers and adapters
- High-voltage PFC, and DC-DC converters

Description

The **MASTERGAN2** is an advanced power system-in-package integrating a gate driver and two enhancement mode GaN transistors in asymmetrical half-bridge configuration.

The integrated power GaNs have 650 V drain-source blocking voltage and $R_{DS(ON)}$ of 150 m Ω and 225 m Ω for Low side and High side respectively, while the high side of the embedded gate driver can be easily supplied by the integrated bootstrap diode.

The **MASTERGAN2** features UVLO protection on both the lower and upper driving sections, preventing the power switches from operating in low efficiency or dangerous conditions, and the interlocking function avoids cross-conduction conditions.

The input pins extended range allows easy interfacing with microcontrollers, DSP units or Hall effect sensors.


The **MASTERGAN2** operates in the industrial temperature range, -40°C to 125°C.

The device is available in a compact 9x9 mm QFN package.

Product status link
MASTERGAN2
Product label



1 Block diagram

Figure 1. MASTERGAN2 block diagram



2 Pin description and connection diagram

Figure 2. Pin connection (top view)



2.1 Pin list

Table 1. Pin description

Pin Number	Pin Name	Type	Function
15, 16, 17, 18, 19	VS	Power Supply	High voltage supply (high-side GaN Drain)
12, 13, 14, EP3	OUT	Power Output	Half-bridge output
4, 5, 6, 7, 8, 9, 10, 11, EP2	SENSE	Power Supply	Half-bridge sense (low-side GaN Source)
22	BOOT	Power Supply	Gate driver high-side supply voltage
21	OUTb	Power Supply	Gate driver high-side reference voltage, used only for Bootstrap capacitor connection. Internally connected to OUT.
27	VCC	Power Supply	Logic supply voltage
1	PVCC	Power Supply	Gate driver low-side supply voltage
28, EP1	GND	Power Supply	Gate driver ground
3	PGND	Power Supply	Gate driver low-side buffer ground. Internally connected to SENSE
26	HIN	Logic Input	High-Side driver logic input
24	LIN	Logic Input	Low-Side driver logic input
25	SD/OD	Logic Input-Output	Driver Shutdown input and Fault Open-Drain
2	GL	Output	Low-Side GaN gate
20	GH	Output	High-Side GaN gate
23, 29, 30, 31	N.C.	Not Connected	Leave floating

3 Electrical Data

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

each voltage referred to GND unless otherwise specified

Symbol	Parameter	Test Condition	Value	Unit
V _{DS}	GaN Drain-to-Source Voltage	T _J = 25 °C	620	V
VCC	Logic supply voltage		-0.3 to 11	V
PVCC-PGND	Low-side driver supply voltage ⁽¹⁾		-0.3 to 7	V
VCC-PGND	Logic supply vs. Low-side driver ground		-0.3 to 18.3	V
PVCC	Low-side driver supply vs. logic ground		-0.3 to 18.3	V
PGND	Low-side driver ground vs. logic ground		-7.3 to 11.3	V
V _{BO}	BOOT to OUTb voltage ⁽²⁾		-0.3 to 7	V
BOOT	Bootstrap voltage		-0.3 to 620	V
CGL, CGH	Maximum external capacitance between GL and PGND and between GH and OUTb	F _{sw} = 500 kHz ⁽³⁾	3.9	nF
RGL, RGH	Minimum external pull-down resistance between GL and PGND and GH and OUTb		6.8	kΩ
I _D	Drain current (Low side GaN transistor)	DC @ T _{CB} = 25°C ^{(4) (5)}	9.7	A
		DC @ T _{CB} = 100°C ^{(4) (5)}	6.4	A
		Peak @ T _{CB} = 25°C ^{(4) (5) (6)}	17	A
I _D	Drain current (High side GaN transistor)	DC @ T _{CB} = 25°C ^{(4) (5)}	6.5	A
		DC @ T _{CB} = 100°C ^{(4) (5)}	4.4	A
		Peak @ T _{CB} = 25°C ^{(4) (5) (6)}	12	A
SR _{out}	Half-bridge outputs slew rate (10% - 90%)		100	V/ns
V _i	Logic inputs voltage range		-0.3 to 21	V
T _J	Junction temperature		-40 to 150	°C
T _s	Storage temperature		-40 to 150	°C

1. PGND internally connected to SENSE

2. OUTb internally connected to OUT

3. $CGx < 0.08 / (P_{vcc} \cdot 2 \cdot F_{sw}) - (330 \cdot 10^{-12})$

4. T_{CB} is temperature of case exposed pad.

5. Range estimated by characterization, not tested in production.

6. Value specified by design factor, pulse duration limited to 50 μs and junction temperature.

3.2 Recommended operating conditions

Table 3. Recommended operating conditions

Each voltage referred to GND unless otherwise specified

Symbol	Parameter	Note	Min	Max	Unit
VS	High voltage bus		0	520	V
VCC	Supply voltage		4.75	9.5	V
PVCC-PGND	PVCC to PGND low side supply voltage ⁽¹⁾		4.75	6.5	V
		Best performance	5	6.5	V
PVCC	Low-side driver supply voltage		3	8.5	V
VCC-PVCC	VCC to PVCC pin voltage		-3	3	V
PGND	Low-side driver ground ⁽¹⁾		-2	2	V
DT	Suggested minimum deadtime		5		ns
T _{IN_MIN}	Minimum duration of input pulse to obtain undistorted output pulse		120		ns
V _{BO}	BOOT to OUTb pin voltage ⁽²⁾		4.4	6.5	V
		Best performance	5	6.5	V
BOOT	BOOT to GND voltage		0 ⁽³⁾	530	V
V _i	Logic inputs voltage range		0	20	V
T _J	Junction temperature		-40	125	°C

1. PGND internally connected to SENSE

2. OUTb internally connected to OUT

3. 5 V is recommended during high-side turn-on

3.3 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R _{th(J-CB)_LS}	Thermal resistance Low side junction to SENSE exposed pad, typical	1.9	°C/W
R _{th(J-CB)_HS}	Thermal resistance High side junction to OUT exposed pad, typical	2.8	°C/W
R _{th(J-A)}	Thermal resistance junction-to-ambient ⁽¹⁾	17.8	°C/W

1. The junction to ambient thermal resistance is obtained simulating the device mounted on a 2s2p (4 layer) FR4 board as JESD51-5,7 with 6 thermal vias for each exposed pad. Power dissipation uniformly distributed over the two GaN transistors.

4 Electrical characteristics

4.1 Driver

Table 5. Driver electrical characteristics

VCC = PVCC = 6 V; SENSE = GND; T_J = 25°C, unless otherwise specified (each voltage referred to GND unless otherwise specified)

Symbol		Parameter	Test condition	Min	Typ	Max	Unit
Logic section supply							
VCC _{thON}	VCC vs. GND	VCC UV turn ON threshold ⁽¹⁾		4.2	4.5	4.75	V
VCC _{thOFF}		VCC UV turn OFF threshold ⁽¹⁾		3.9	4.2	4.5	V
VCC _{hys}		VCC UV hysteresis ⁽¹⁾		0.2	0.3	0.45	V
I _{QVCCU}		VCC undervoltage quiescent supply current	VCC = PVCC = 3.8 V		320	410	μA
I _{QVCC}		VCC quiescent supply current	$\overline{SD}/OD = LIN = 5\text{ V};$ HIN = 0 V; BOOT = 7 V		680	900	μA
I _{SVCC}		VCC switching supply current	$\overline{SD}/OD = 5\text{ V};$ V _{BO} = 6.5 V; VS = 0 V; F _{SW} = 500 kHz		0.8		mA
Low-side driver section supply							
I _{QPVCC}	PVCC vs. PGND	PVCC quiescent supply current	$\overline{SD}/OD = LIN = 5\text{ V}$		150		μA
I _{SPVCC}		PVCC switching supply current	VS = 0 V F _{SW} = 500 kHz		1.4		mA
R _{BLEED}	GL vs. PGND	Low side gate bleeder	PVCC = PGND	75	100	125	kΩ
RON _L		Low side turn on resistance ⁽²⁾	I(GL) = 1 mA (source)		52		Ω
ROFF _L		Low side turn off resistance ⁽²⁾	I(GL) = 1 mA (sink)		2		Ω
High-side floating section supply							
V _{BOthON}	BOOT vs. OUTb	V _{BO} UV turn ON threshold ⁽³⁾		3.6	4.0	4.4	V
V _{BOthOFF}		V _{BO} UV turn OFF threshold ⁽³⁾		3.4	3.7	4.0	V
V _{BOhys}		V _{BO} UV hysteresis ⁽³⁾		0.1	0.3	0.5	V
I _{QBOU}		V _{BO} undervoltage quiescent supply current ⁽³⁾	V _{BO} = 3.4 V		140	200	μA
I _{QBO}		V _{BO} quiescent supply current ⁽³⁾	V _{BO} = 6 V; LIN = GND; $\overline{SD}/OD = HIN = 5\text{ V};$		217		μA
I _{SBO}	BOOT	BOOT switching supply current	V _{BO} = 6 V; $\overline{SD}/OD = 5\text{ V};$ VS = 0 V; F _{SW} = 500 kHz		1.9		mA
I _{LK}	BOOT vs. SGND	High voltage leakage current	BOOT = OUT = 600 V			11	μA
R _{DBoot}	VCC vs. BOOT	Bootstrap diode on resistance ⁽⁴⁾	$\overline{SD}/OD = LIN = 5\text{ V};$ HIN = GND = PGND VCC – BOOT = 0.5 V		140	175	Ω
RON _H		High side turn on resistance ⁽²⁾	I(GH) = 1 mA (source)		77		Ω
ROFF _H		High side turn off resistance ⁽²⁾	I(GH) = 1 mA (sink)		2		Ω

Symbol		Parameter	Test condition	Min	Typ	Max	Unit
Logic inputs							
V_{il}	LIN, HIN, $\overline{SD}/OD$	Low level logic threshold	$T_J = 25^\circ\text{C}$	1.1	1.31	1.45	V
			Full Temperature range ⁽⁵⁾	0.8			
V_{ih}		High level logic threshold	$T_J = 25^\circ\text{C}$	2	2.17	2.5	V
			Full Temperature range ⁽⁵⁾			2.7	
V_{ihys}		Logic input threshold hysteresis		0.7	0.96	1.2	V
I_{INh}	LIN, HIN	Logic '1' input bias current	LIN, HIN = 5 V	23	33	55	μA
I_{INl}		Logic '0' input bias current	LIN, HIN = GND			1	μA
R_{PD_IN}		Input pull-down resistor	LIN, HIN = 5 V	90	150	220	k Ω
I_{SDh}	$\overline{SD}/OD$	Logic "1" input bias current	$\overline{SD}/OD = 5\text{ V}$	11	15	20	μA
I_{SDl}	$\overline{SD}/OD$	Logic "0" input bias current	$\overline{SD}/OD = 0\text{ V}$			1	μA
R_{PD_SD}	$\overline{SD}/OD$	Pull-down resistor	$\overline{SD}/OD = 5\text{ V}$ OpenDrain OFF	250	330	450	k Ω
V_{TSD}	$\overline{SD}/OD$	Thermal shutdown unlatch threshold	$T_J = 25^\circ\text{C}$ ⁽⁶⁾	0.5	0.75	1	V
R_{ON_OD}	$\overline{SD}/OD$	Open drain ON resistance	$T_J = 25^\circ\text{C};$ $I_{OD} = 400\text{ mV}$ ⁽⁶⁾	8	10	18	Ω
I_{OL_OD}	$\overline{SD}/OD$	Open Drain low level sink current	$T_J = 25^\circ\text{C};$ $V_{OD} = 400\text{ mV}$ ⁽⁶⁾	22	40	50	mA
T_{d_GL}	LIN, GL	Prop. delay from LIN to GL	⁽⁶⁾	-	46	-	
T_{d_GH}	HIN, GH	Prop. delay from HIN to GH	⁽⁶⁾	-	46	-	
Overtemperature protection							
T_{TSD}		Shutdown temperature	⁽⁵⁾		175		$^\circ\text{C}$
T_{HYS}		Temperature hysteresis	⁽⁵⁾		20		$^\circ\text{C}$

1. $V_{CC\ UVLO}$ is referred to $V_{CC} - GND$
2. Turn on and turn off total resistances include the values of the gate resistors and the driver R_{dson}
3. $V_{BO} = V_{BOOT} - V_{OUT}$
4. $R_{BD(on)}$ is tested in the following way:

$$R_{BD(on)} = [(V_{CC} - V_{BOOTa}) - (V_{CC} - V_{BOOTb})] / [I_a - I_b]$$
Where: I_a is BOOT pin current when $V_{BOOT} = V_{BOOTa}$; I_b is BOOT pin current when $V_{BOOT} = V_{BOOTb}$
5. Range estimated by characterization, not tested in production.
6. Tested at wafer level.

4.2 GaN power transistor

Table 6. GaN power transistor electrical characteristics
 $V_{GS} = 6\text{ V}$; $T_J = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Test condition		Min	Typ	Max	Unit
GaN on/off states							
V _{(BR)DS}	Drain-source blocking voltage	Low side I _{DSS} < 18 μA ⁽¹⁾ High side I _{DSS} < 13.3 μA ⁽¹⁾ V _{GS} = 0 V		650			V
I _{DSS_LS}	Zero gate voltage drain current - low side	V _{DS} = 600 V V _{GS} = 0 V			0.7		μA
I _{DSS_HS}	Zero gate voltage drain current - high side	V _{DS} = 600 V V _{GS} = 0 V			0.5		μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} Low side, I _D = 2.5 mA ⁽¹⁾ High side, I _D = 1.7 mA ⁽¹⁾			1.7		V
I _{GS_LS}	Gate to source current - Low side	V _{DS} = 0 V ⁽²⁾			57		μA
I _{GS_HS}	Gate to source current - High side	V _{DS} = 0 V ⁽²⁾			40		μA
R _{DS(on)_LS}	Static drain-source on-resistance - Low side	I _D = 3.2 A	T _J = 25°C		150	220	mΩ
			T _J = 125°C ⁽²⁾		330		
R _{DS(on)_HS}	Static drain-source on-resistance - High side	I _D = 2.2 A	T _J = 25°C		225	300	mΩ
			T _J = 125°C ⁽²⁾		495		

1. Tested at wafer level.

2. Value estimated by characterization, not tested in production.

5 Device characterization values

The information in [Table 7](#) and [Table 8](#) represents typical values based on characterization and simulation results and are not subject to the production test.

Table 7. GaN power transistor characterization values

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Q_G	Total gate charge	$V_{GS} = 6\text{ V}$, $T_J = 25^\circ\text{C}$ $V_{DS} = 0\text{ to }400\text{ V}$ - Low side		2		nC
		$V_{GS} = 6\text{ V}$, $T_J = 25^\circ\text{C}$ $V_{DS} = 0\text{ to }400\text{ V}$ - High side		1.5		nC
Q_{OSS}	Output charge - Low side	$V_{GS} = 0\text{ V}$, $V_{DS} = 400\text{ V}$		20		nC
	Output charge - High side			14		nC
E_{OSS}	Output capacitance stored energy - Low side			2.7		μJ
	Output capacitance stored energy - High side			1.7		μJ
C_{OSS}	Output capacitance - Low side			20		pF
	Output capacitance - High side			14.2		pF
$C_{O(ER)}$	Effective output capacitance energy related - Low side ⁽¹⁾	$V_{GS} = 0\text{ V}$, $V_{DS} = 0\text{ to }400\text{ V}$		31		pF
	Effective output capacitance energy related - High side ⁽¹⁾			21		pF
$C_{O(TR)}$	Effective output capacitance time related - Low side ⁽²⁾			50		pF
	Effective output capacitance time related - High side ⁽²⁾			34		pF
Q_{RR}	Reverse recovery charge			0		nC
I_{RRM}	Reverse recovery current			0		A

- $C_{O(ER)}$ is the fixed capacitance that would give the same stored energy as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS}
- $C_{O(TR)}$ is the fixed capacitance that would give the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS}

Table 8. Inductive load switching characteristics

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
$t_{(on)}^{(1)}$	Turn-on time - Low side	$V_S = 400\text{ V}$, $V_{GS} = 6\text{ V}$, $I_{D_LS} = 3.2\text{ A}$, $I_{D_HS} = 2.2\text{ A}$ See Figure 3		70		ns
	Turn-on time - High side			70		ns
$t_{C(on)}^{(2)}$	Crossover time (on) - Low side			15		ns
	Crossover time (on) - High side			25		ns
$t_{(off)}^{(1)}$	Turn-off time - Low side			70		ns
	Turn-off time - High side			70		ns
$t_{C(off)}^{(2)}$	Crossover time (off) - Low side			15		ns
	Crossover time (off) - High side			10		ns
t_{SD}	Shutdown to high/low-side propagation delay			70		ns
E_{on}	Turn-on switching losses - Low side			12.5		μJ
	Turn-on switching losses - High side			10		μJ

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
E_{off}	Turn-off switching losses	$V_S = 400\text{ V}$, $V_{GS} = 6\text{ V}$, $I_{D_LS} = 3.2\text{ A}$, $I_{D_HS} = 2.2\text{ A}$ See Figure 3		2.5		μJ

1. $t_{(on)}$ and $t_{(off)}$ include the propagation delay time of the internal driver
2. $t_{C(on)}$ and $t_{C(off)}$ are the switching times of GaN transistor itself under the internally given gate driving conditions




Figure 3. Switching time definition

Figure 4. Typ I_{D_LS} vs. V_{DS} at $T_J=25^\circ\text{C}$

Figure 5. Typ I_{D_LS} vs. V_{DS} at $T_J=125^\circ\text{C}$


Figure 6. Typ I_{D_HS} vs. V_{DS} at $T_J=25^\circ\text{C}$




Figure 7. Typ I_{D_HS} vs. V_{DS} at $T_J=125^\circ\text{C}$




Figure 8. Typ $R_{DS(on)_LS}$ vs. I_D at $T_J=25^\circ\text{C}$




Figure 9. Typ $R_{DS(on)_LS}$ vs. I_D at $T_J=125^\circ\text{C}$








Figure 10. Typ $R_{DS(on)}_{HS}$ vs. I_D at $T_J=25^\circ\text{C}$

Figure 11. Typ $R_{DS(on)}_{HS}$ vs. I_D at $T_J=125^\circ\text{C}$

Figure 12. Typ I_{D_LS} vs. V_{DS}

Figure 13. Typ I_{D_HS} vs. V_{DS}





Figure 14. Typ $R_{DS(on)}$ vs. T_J normalized at 25°C

Figure 15. Typ I_{SD_LS} vs. V_{SD_LS} at $T_J=25^\circ\text{C}$

Figure 16. Typ I_{SD_LS} vs. V_{SD_LS} at $T_J=125^\circ\text{C}$


Figure 17. Typ I_{SD_HS} vs. V_{SD_HS} at $T_J=25^\circ\text{C}$




Figure 18. Typ I_{SD_HS} vs. V_{SD_HS} at $T_J=125^\circ\text{C}$




Figure 19. Safe Operating Area (LS) at $T_J=25^\circ\text{C}$




Figure 20. Safe Operating Area (HS) at $T_J=25^\circ\text{C}$









Figure 21. Typical Gate Charge (LS) at $T_J=25^\circ\text{C}$

Figure 22. Typical Gate Charge (HS) at $T_J=25^\circ\text{C}$

Figure 23. LS Derating curve

Figure 24. HS Derating curve


Figure 25. Typ R_{Dboot} vs. T_J



6 Functional description

6.1 Logic inputs

The **MASTERGAN2** features a half-bridge gate driver with three logic inputs to control the internal high-side and low-side GaN transistors.

The devices are controlled through the following logic inputs:

- $\overline{SD}/OD$: Shutdown input, active low
- LIN: low-side driver inputs, active high
- HIN: high-side driver inputs, active high

Table 9. Inputs truth table (applicable when device is not in UVLO)

Input pins			GaN transistors status	
$\overline{SD}/OD$	LIN	HIN	LS	HS
L	X ⁽¹⁾	X ⁽¹⁾	OFF	OFF
H	L	L	OFF	OFF
H	L	H	OFF	ON
H	H	L	ON	OFF
H	H ⁽²⁾	H ⁽²⁾	OFF	OFF

1. X: Don't care

2. Interlocking

The logic inputs have internal pull-down resistors. The purpose of these resistors is to set a proper logic level in case, for example, there is an interruption in the logic lines or the controller outputs are in tri-state conditions. If logic inputs are left floating, the gate driver outputs are set to low level and the correspondent GaN transistors are turned off.

The minimum duration of the on time of the pulses applied to LIN is $T_{IN_MIN} = 120\text{ns}$; shorter pulses shall be either extended to T_{IN_MIN} or blanked, when shorter than 30ns (typ).

The minimum duration of the off time of the pulses applied to HIN is $T_{IN_MIN} = 120\text{ns}$; shorter pulses shall be either extended to T_{IN_MIN} or blanked, when shorter than 30ns (typ).

Interlocking feature interrupts running T_{IN_MIN} to avoid unexpected cross-conduction.

Matched, short propagation delay between low side and high side are there.

6.2 Bootstrap structure

A bootstrap circuitry is typically used to supply the high-voltage section. **MASTERGAN2** integrates this structure, realized by a patented integrated high-voltage DMOS, to reduce the external components.

The Bootstrap integrated circuit is connected to VCC pin and is driven synchronously with the low-side driver.

The use of an external bootstrap diode in parallel to the integrated structure is possible, in particular if the operating frequency is approximately higher than 500 kHz.

6.3 VCC supply pins and UVLO function


The VCC pin supplies current to the logic circuit, level-shifters in the low-side section and the integrated bootstrap diode.

The PVCC pin supplies low-side output buffer. During output commutations the average current used to provide gate charge to the high-side and low-side GaN transistors flows through this pin.

The PVCC pin can be connected either to the same supply voltage of the VCC pin or to a separate voltage source. In case the same voltage source is used, it is suggested to connect VCC and PVCC pins by means of a small decoupling resistance. The use of dedicated bypass ceramic capacitors located as close as possible to each supply pin is highly recommended.

The MASTERGAN2 VCC supply voltage is continuously monitored by under-voltage lockout (UVLO) circuitry that turns both the high-side and low-side GaN transistors off when the supply voltage goes below the V_{CC_thOFF} threshold. The UVLO circuitry turns on the GaN, according to LIN and HIN status, approximately 20 μs (typ) after the supply voltage goes above the V_{CC_thON} voltage. A V_{CC_hys} hysteresis is provided for noise rejection purposes.

Figure 26. VCC UVLO and Low Side




6.4

V_{BO} UVLO protection

Dedicated undervoltage protection is available on the bootstrap section between BOOT and OUTb supply pins. In order to avoid intermittent operation, a hysteresis sets the turn-off threshold with respect to the turn-on threshold.

Approximately 5 μs (typ) after V_{BO} voltage falls below V_{BO_thOFF} threshold, the high-side GaN transistor is switched off. When V_{BO} voltage reaches the V_{BO_thON} threshold, the device returns to normal operation and the output remains off until the next input pin transition that requests the high-side to turn on.

Figure 27. V_{BO} UVLO and High Side



6.5 Thermal shutdown


The integrated gate driver has a thermal shutdown protection.

When junction temperature reaches the T_{TSD} temperature threshold, the device turns off both GaN transistors, leaving the half-bridge in 3-state and signaling the state forcing $\overline{SD/OD}$ pin low. $\overline{SD/OD}$ pin is released when junction temperature is below $T_{TSD}-T_{HYS}$ and $\overline{SD/OD}$ is below V_{TSD} .


GaN are driven again according to inputs when $\overline{SD/OD}$ rises above V_{ih} .

The thermal smart shutdown system provides the possibility to increase the time constant of the external RC network (that determines the disable time after the overtemperature event) up to very large values without delaying the protection.

Figure 28. Thermal shutdown timing waveform




THERMAL SHUTDOWN CIRCUIT



7 Typical application diagrams

Figure 29. Asymmetrical Active clamp flyback



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 QFN 9 x 9 x 1 mm, 31 leads, pitch 0.6 mm package information


Table 10. QFN 9 x 9 x 1 mm package dimensions

Symbol	Dimensions (mm)		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
A3		0.10	
b	0.25	0.30	0.35
D	8.96	9.00	9.04
E	8.96	9.00	9.04
D1	3.30	3.40	3.50
E1	2.06	2.16	2.26
D2	1.76	1.86	1.96
E2	3.10	3.20	3.30
D3	1.70	1.80	1.90
E3	3.10	3.20	3.30
e		0.60	
K		0.24	
L	0.35	0.45	0.55
N	31		
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		

Note:

1. Dimensioning and tolerances conform to ASME Y14.5-2009.
2. All dimensions are in millimeters.
3. N total number of terminals.
4. Dimensions do not include mold protrusion, not to exceed 0.15 mm.
5. Package outline exclusive of metal burr dimensions.

Figure 30. QFN 9 x 9 x 1 mm package dimensions




9

The **MASTERGAN2** footprint for the PCB layout is usually defined based on several design factors such as assembly plant technology capabilities and board component density. For easy device usage and evaluation, ST provides the following footprint design, which is suitable for the largest variety of PCBs.

The following footprint indicates the copper area that should be free of solder mask, and shall extend beyond the indicated areas, especially for EP2 and EP3. To aid thermal dissipation, it is recommended to add thermal vias under these EPADs to transfer and dissipate device heat to the other PCB copper layers. A PCB layout example is available with the [MASTERGAN2](#) evaluation board.

Figure 31. Suggested footprint (top view drawing)



10 Ordering information

Table 11. Order codes

Order code	Package	Package Marking	Packaging
MASTERGAN2	QFN 9 x 9 x 1 mm	MASTERGAN2	Tray
MASTERGAN2TR	QFN 9 x 9 x 1 mm	MASTERGAN2	Tape and Reel

Revision history

Table 12. Document revision history

Date	Version	Changes
01-Dec-2020	1	Initial release.
21-Jun-2021	2	Corrected Table 2 : CGL, CGH test conditions; Added Lines in Table 5 : Td_GL and Td_GH; Added description in Section 6.1 .

Contents

1	Block diagram	2
2	Pin description and connection diagram	3
2.1	Pin list	3
3	Electrical Data	4
3.1	Absolute maximum ratings	4
3.2	Recommended operating conditions	5
3.3	Thermal data	5
4	Electrical characteristics	6
4.1	Driver	6
4.2	GaN power transistor	8
5	Device characterization values	9
6	Functional description	17
6.1	Logic inputs	17
6.2	Bootstrap structure	17
6.3	VCC supply pins and UVLO function	17
6.4	V _{BO} UVLO protection	18
6.5	Thermal shutdown	19
7	Typical application diagrams	20
8	Package information	21
8.1	QFN 9 x 9 x 1 mm, 31 leads, pitch 0.6 mm package information	21
9	Suggested footprint	23
10	Ordering information	24
	Revision history	25
	Contents	26
	List of tables	27
	List of figures	28

List of tables

Table 1.	Pin description.	3
Table 2.	Absolute maximum ratings	4
Table 3.	Recommended operating conditions.	5
Table 4.	Thermal data.	5
Table 5.	Driver electrical characteristics	6
Table 6.	GaN power transistor electrical characteristics.	8
Table 7.	GaN power transistor characterization values	9
Table 8.	Inductive load switching characteristics.	9
Table 9.	Inputs truth table (applicable when device is not in UVLO).	17
Table 10.	QFN 9 x 9 x 1 mm package dimensions	21
Table 11.	Order codes	24
Table 12.	Document revision history	25

List of figures

Figure 1.	MASTERGAN2 block diagram	2
Figure 2.	Pin connection (top view)	3
Figure 3.	Switching time definition	10
Figure 4.	Typ I_{D_LS} vs. V_{DS} at $T_J=25^\circ\text{C}$	10
Figure 5.	Typ I_{D_LS} vs. V_{DS} at $T_J=125^\circ\text{C}$	10
Figure 6.	Typ I_{D_HS} vs. V_{DS} at $T_J=25^\circ\text{C}$	11
Figure 7.	Typ I_{D_HS} vs. V_{DS} at $T_J=125^\circ\text{C}$	11
Figure 8.	Typ $R_{DS(on)_LS}$ vs. I_D at $T_J=25^\circ\text{C}$	11
Figure 9.	Typ $R_{DS(on)_LS}$ vs. I_D at $T_J=125^\circ\text{C}$	11
Figure 10.	Typ $R_{DS(on)_HS}$ vs. I_D at $T_J=25^\circ\text{C}$	12
Figure 11.	Typ $R_{DS(on)_HS}$ vs. I_D at $T_J=125^\circ\text{C}$	12
Figure 12.	Typ I_{D_LS} vs. V_{DS}	12
Figure 13.	Typ I_{D_HS} vs. V_{DS}	12
Figure 14.	Typ $R_{DS(on)}$ vs. T_J normalized at 25°C	13
Figure 15.	Typ I_{SD_LS} vs. V_{SD_LS} at $T_J=25^\circ\text{C}$	13
Figure 16.	Typ I_{SD_LS} vs. V_{SD_LS} at $T_J=125^\circ\text{C}$	13
Figure 17.	Typ I_{SD_HS} vs. V_{SD_HS} at $T_J=25^\circ\text{C}$	14
Figure 18.	Typ I_{SD_HS} vs. V_{SD_HS} at $T_J=125^\circ\text{C}$	14
Figure 19.	Safe Operating Area (LS) at $T_J=25^\circ\text{C}$	14
Figure 20.	Safe Operating Area (HS) at $T_J=25^\circ\text{C}$	14
Figure 21.	Typical Gate Charge (LS) at $T_J=25^\circ\text{C}$	15
Figure 22.	Typical Gate Charge (HS) at $T_J=25^\circ\text{C}$	15
Figure 23.	LS Derating curve	15
Figure 24.	HS Derating curve	15
Figure 25.	Typ R_{Dboot} vs. T_J	16
Figure 26.	VCC UVLO and Low Side	18
Figure 27.	V_{BO} UVLO and High Side	18
Figure 28.	Thermal shutdown timing waveform	19
Figure 29.	Asymmetrical Active clamp flyback	20
Figure 30.	QFN 9 x 9 x 1 mm package dimensions	22
Figure 31.	Suggested footprint (top view drawing)	23

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved