

Lead-Frame Plating Composition Change For Legacy Eutectic Products

XCN18024 (v1.0) October 29, 2018

Product Change Notice

Overview

The purpose of this notification is to announce the transition into Pre-Plated Lead-Frame (PPF) manufacturing for Spartan®-II and Spartan®-3 FPGAs, CoolRunner-II™ CPLD and QPro™ PROM wire-bond package eutectic products. There is no change to the fit, form, function or Moisture Sensitivity Level (MSL) rating of the packages.

Description

Xilinx will be changing lead-frame plating composition from the current tin-lead (Sn/Pb) to palladium-nickel-gold (Pd/Ni/Au) using a pre-plated lead-frame. Xilinx has qualified this package change since the tin-lead plating line is being discontinued by Xilinx's supplier. The PPF palladium-nickel-gold lead-frame has been used for more than 20 years in industry, is considered a standard lead-frame, and is compatible with both Sn/Pb and lead-free plating processes.

This change will not affect fit, form, function or MSL rating of the affected packages.

Products Affected

This change affects all speeds and temperature grades such as commercial / industrial "XC" and defense "XQ" of the device packages as defined in the tables below (<u>Table 1</u>, <u>Table 2</u> and <u>Table 3</u>). Any associated specification control document (SCD) versions of the standard part numbers are also affected.

Table 1: Spartan-II and Spartan-3 FPGA QFP Device-Packages Affected

Device	Package-Pin	Device	Package-Pin	Device	Package-Pin
XC2S100	PQ208	XC3S100E	TQ144	XC3S400	PQ208
	TQ144		VQ100		TQ144
XC2S15	TQ144	XC3S200	PQ208	XC3S50	PQ208
	VQ100		TQ144		TQ144
XC2S150	PQ208		VQ100		VQ100
XC2S200	PQ208	XC3S200A	VQ100	XC3S500E	PQ208
XC2S30	TQ144	XC3S250E	VQ100	XC3S50A	TQ144
	VQ100		PQ208		VQ100
XC2S50	PQ208		TQ144	XC3S50AN	TQ144
	TQ144	-			

[©] Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



Table 2: CoolRunner-II	CPLD QFP Device-Packag	es Affected
Table 2. Coolivaline in	CI LD WII DEVICE-I ackau	CO MIICULCU

Device	Package-Pin	Device	Package-Pin	Device	Package-Pin
XC2C128	TQ144	XC95144XL	TQ100	XCR3032XL	VQ44
	VQ100		TQ144	XCR3064XL XCR3128XL XCR3256XL XCR3384XL	VQ100
	PQ208	XC95288XL	PQ208		VQ44
XC2C256	TQ144		TQ144		TQ144
	VQ100	VC0E26VI	VQ44		VQ100
XC2C32A	VQ44	XC9536XL	VQ64		PQ208
VC2C204	PQ208	XC9572XL	TQ100		TQ144
XC2C384	TQ144		VQ44		PQ208
XC2C512	PQ208		VQ64		TQ144
XC2C64A	VQ100			XCR3512XL	PQ208
A02004A	VQ44				

Table 3: QPro PROM QFP Device-Package Affected

Device	Package-Pin
XQ17V16	VQ44

Key Dates and Ordering Information

Xilinx will begin shipping products using Pre-Plated Lead-Frame (PPF) starting January 1st, 2020. Any change on cut-over date will be communicated through XTP526.

Qualification Data

Qualification data is available upon request.

Required Action

Acknowledgement required within 30 days of receipt of this notice. No feedback or response of the PCN within 30 days constitutes acceptance of the change. For additional information or questions, please contact your Xilinx sales representative.

Important Notice: Xilinx Customer Notifications (XCNs, XDNs, and Quality Alerts) can be delivered via e-mail alerts sent by the Support website (http://www.xilinx.com/support). Register today and personalize your "Documentation and Design Advisory Alerts" area to include Customer Notifications. Xilinx Support provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, etc. For information on how to sign up, refer to Xilinx Answer Record 18683.



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/29/2018	1.0	Initial release.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.