

# 1.8 V / 2.5 V Differential D Flip-Flop w/ Reset and CML Outputs

## Multi-Level Inputs w/ Internal Termination

# NB7V52M

#### Description

The NB7V52M is a 10 GHz differential D flip-flop with a differential asynchronous Reset. The differential D/ $\overline{D}$ , CLK/ $\overline{CLK}$  and R/ $\overline{R}$  inputs incorporate dual internal 50  $\Omega$  termination resistors and will accept LVPECL, CML, LVDS logic levels.

When Clock transitions from logic Low to High, Data will be transferred to the differential CML outputs. The differential Clock inputs allow the NB7V52M to also be used as a negative edge triggered device.

The 16 mA differential CML outputs provide matching internal 50  $\Omega$  termination and produce 400 mV output swings when externally receiver terminated with a 50  $\Omega$  resistor to  $V_{CC}$ .

The NB7V52M is offered in a low profile 3 mm x 3 mm 16-pin QFN package. The NB7V52M is a member of the GigaComm $^{\text{TM}}$  family of high performance clock products. Application notes, models, and support documentation are available at www.onsemi.com.

#### **Features**


- Maximum Input Clock Frequency > 10 GHz
- Maximum Input Data Rate > 10 Gb/s
- Random Clock Jitter < 0.8 ps RMS, Max
- 200 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 1.71 \text{ V}$  to 2.625 V with  $V_{EE} = 0 \text{ V}$

1

- Internal 50  $\Omega$  Input Termination Resistors
- QFN-16 Package, 3mm x 3mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



#### MARKING DIAGRAM\*



A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Logic Diagram




Table 1. INPUT/OUTPUT SELECT TRUTH TABLE

| R | D | CLK | Q |
|---|---|-----|---|
| Н | Х | Х   | L |
| L | L | Z   | L |
| L | Н | Z   | Н |

Z = LOW to HIGH Transition

x = Don't care

Figure 2. Pin Configuration (Top View)

**Table 1. Pin Description** 

| Pin | Name  | I/O                        | Description   |
|-----|-------|----------------------------|---|
| 1   | VTD   | -                          | Internal 50 $\Omega$ Termination Pin for D  |
| 2   | D     | LVPECL, CML,<br>LVDS Input | Noninverted Differential Data Input. (Note 1)   |
| 3   | D     | LVPECL, CML,<br>LVDS Input | Inverted Differential Data Input. (Note 1)  |
| 4   | VTD   | -                          | Internal 50 $\Omega$ Termination Pin for $\overline{D}$   |
| 5   | VTCLK | -                          | Internal 50 $\Omega$ Termination Pin for CLK  |
| 6   | CLK   | LVPECL, CML,<br>LVDS Input | Noninverted Differential Clock Input. (Note 1)  |
| 7   | CLK   | LVPECL, CML,<br>LVDS Input | Inverted Differential Clock Input. (Note 1)   |
| 8   | VTCLK | -                          | Internal 50 $\Omega$ Termination Pin for $\overline{\text{CLK}}$  |
| 9   | VEE   | -                          | Negative Supply Voltage. (Note 2)   |
| 10  | Q     | CML Output                 | Inverted Differential Output  |
| 11  | Q     | CML Output                 | Noninverted Differential Output   |
| 12  | VCC   | -                          | Positive Supply Voltage. (Note 2)   |
| 13  | VTR   | -                          | Internal 50 $\Omega$ Termination Pin for R  |
| 14  | R     | LVPECL, CML,<br>LVDS Input | Noninverted Asynchronous Differential Reset Input. (Note 1)   |
| 15  | R     | LVPECL, CML,<br>LVDS Input | Inverted Asynchronous Differential Reset Input. (Note 1)  |
| 16  | VTR   | -                          | Internal 50 $\Omega$ Termination Pin for $\overline{\mathbb{R}}$  |
| -   | EP    | -                          | The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to VEE on the PC board. |

In the differential configuration when the input termination pins (VTx,  $\overline{VTx}$ ) are connected to a common termination voltage or left open, and if no signal is applied on CLK/CLK input, then the device will be susceptible to self–oscillation.

2. All VCC and VEE pins must be externally connected to a power supply for proper operation.

**Table 2. ATTRIBUTES** 

| Chara  | Value                             |                      |  |
|--|-----------------------------------|----------------------|--|
| ESD Protection   | Human Body Model<br>Machine Model | > 2 kV<br>> 200 V    |  |
| Moisture Sensitivity                                   | 16-QFN                            | Level 1              |  |
| Flammability Rating                                    | Oxygen Index: 28 to 34            | UL 94 V-0 @ 0.125 in |  |
| Transistor Count                                       |                                   | 173                  |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |                                   |                      |  |

For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

| Symbol            | Parameter   | Condition 1           | Condition 2            | Rating                       | Unit         |
|-------------------|---|-----------------------|------------------------|------------------------------|--------------|
| V <sub>CC</sub>   | Positive Power Supply   | V <sub>EE</sub> = 0 V |                        | 3.0                          | V            |
| V <sub>IO</sub>   | Positive Input/Output Voltage   | V <sub>EE</sub> = 0 V | -0.5 ≤ VIO ≤ VCC + 0.5 | -0.5 to V <sub>CC</sub> +0.5 | V            |
| V <sub>INPP</sub> | Differential Input Voltage  CLK – $\overline{\text{CLK}}$  ,  D – $\overline{\text{D}}$  ,  R – $\overline{\text{R}}$ |                       |                        | 1.89                         | ٧            |
| I <sub>OUT</sub>  | Output Current Through $R_{TOUT}$ (50 $\Omega$ Resistor)  | Continuous<br>Surge   |                        | 34<br>40                     | mA           |
| I <sub>IN</sub>   | Input Current Through R <sub>TIN</sub> (50 Ω Resistor)  |                       |                        | ±40                          | mA           |
| T <sub>A</sub>    | Operating Temperature Range   |                       |                        | -40 to +85                   | °C           |
| T <sub>stg</sub>  | Storage Temperature Range   |                       |                        | -65 to +150                  | °C           |
| $\theta_{JA}$     | Thermal Resistance (Junction-to-Ambient) (Note 3)   | 0 lfpm<br>500 lfpm    | QFN-16<br>QFN-16       | 42<br>35                     | °C/W<br>°C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) (Note 3)  |                       | QFN-16                 | 4                            | °C/W         |
| T <sub>sol</sub>  | Wave Solder Pb-Free   |                       |                        | 265                          | °C           |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, Multi-Level Inputs  $V_{CC}$  = 1.71 V to 2.625 V,  $V_{EE}$  = 0 V,  $T_A$  = -40°C to +85°C (Note 4)

| Symbol            | Characteristic   |  | Min                                  | Тур                                  | Max                             | Unit |
|-------------------|--|--|--------------------------------------|--------------------------------------|---------------------------------|------|
| POWER             | SUPPLY CURRENT   |  |                                      |                                      |                                 | •    |
| I <sub>CC</sub>   | Power Supply Current (Inputs and Outputs Open)   | V <sub>CC</sub> = 2.5 V<br>V <sub>CC</sub> = 1.8 V |                                      | 90<br>70                             | 110<br>90                       | mA   |
| CML OU            | TPUTS  |  |                                      |                                      |                                 |      |
| V <sub>OH</sub>   | Output HIGH Voltage (Note 5)   | V <sub>CC</sub> = 2.5 V<br>V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> – 30<br>2470<br>1770 | V <sub>CC</sub> – 10<br>2490<br>1790 | V <sub>CC</sub><br>2500<br>1800 | mV   |
| V <sub>OL</sub>   | Output LOW Voltage (Note 5)  | V <sub>CC</sub> = 2.5 V                            | V <sub>CC</sub> – 650<br>1850        | V <sub>CC</sub> – 500<br>2000        | V <sub>CC</sub> – 400<br>2100   | mV   |
|                   |  | V <sub>CC</sub> = 1.8 V                            | V <sub>CC</sub> – 600<br>1200        | V <sub>CC</sub> – 450<br>1350        | V <sub>CC</sub> – 350<br>1450   |      |
| DIFFERE           | ENTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED  | (Note 6) (Figure                                   | es 5 and 7)                          |                                      |                                 |      |
| $V_{th}$          | Input Threshold Reference Voltage Range (Note 7)   |  | 1000                                 |                                      | V <sub>CC</sub> – 100           | mV   |
| $V_{IH}$          | Single-Ended Input HIGH Voltage  |  | V <sub>th</sub> + 100                |                                      | V <sub>CC</sub>                 | mV   |
| $V_{IL}$          | Single-Ended Input LOW Voltage   |  | V <sub>EE</sub>                      |                                      | V <sub>th</sub> – 100           | mV   |
| $V_{ISE}$         | Single-Ended Input Voltage (V <sub>IH</sub> - V <sub>IL</sub> )  |  | 200                                  |                                      | 1200                            | mV   |
| DIFFERE           | ENTIAL D/ $\overline{	extsf{D}}$ , CLK/ $\overline{	extsf{CLK}}$ , R/ $\overline{	extsf{R}}$ INPUTS DRIVEN DIFFE | RENTIALLY (F                                       | igures 6 and 8) (                    | Note 8)                              |                                 |      |
| $V_{IHD}$         | Differential Input HIGH Voltage  |  | 1100                                 |                                      | V <sub>CC</sub>                 | mV   |
| $V_{\text{ILD}}$  | Differential Input LOW Voltage   |  | V <sub>EE</sub>                      |                                      | V <sub>CC</sub> – 100           | mV   |
| $V_{\text{ID}}$   | Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )  |  | 100                                  |                                      | 1200                            | mV   |
| V <sub>CMR</sub>  | Input Common Mode Range (Differential Configura (Figure 10)  | tion, Note 9)                                      | 1050                                 |                                      | V <sub>CC</sub> – 50            | mV   |
| I <sub>IH</sub>   | Input HIGH Current (VT <sub>x</sub> /VT <sub>x</sub> Open)   |  | -250                                 |                                      | 250                             | μΑ   |
| I <sub>IL</sub>   | Input LOW Current (VT <sub>x</sub> /VT <sub>x</sub> Open)  |  | -250                                 |                                      | 250                             | μΑ   |
| TERMIN            | ATION RESISTORS  |  |                                      |                                      |                                 | -    |
| R <sub>TIN</sub>  | Internal Input Termination Resistor  |  | 45                                   | 50                                   | 55                              | Ω    |
| R <sub>TOUT</sub> | Internal Output Termination Resistor   |  | 45                                   | 50                                   | 55                              | Ω    |

INUTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
Input and output parameters vary 1:1 with V<sub>CC</sub>.
CML outputs loaded with 50 Ω to V<sub>CC</sub> for proper operation.
V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.
V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
V<sub>CMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Table 5. AC CHARACTERISTICS  $V_{CC}$  = 1.71 V to 2.625 V;  $V_{EE}$  = 0 V;  $T_A$  = -40°C to 85°C (Note 10)

| Symbol                                 | Characteristic   |                              | Min        | Тур        | Max        | Unit   |
|--|--|------------------------------|------------|------------|------------|--------|
| f <sub>MAX</sub>                       | Maximum Input Clock Frequency  |                              | 10         | 12         |            | GHz    |
| f <sub>DATA MAX</sub>                  | Maximum Input Data Rate (PRBS23)   |                              | 10         | 12         |            | Gbps   |
| V <sub>OUTPP</sub>                     | Output Voltage Amplitude (@ $V_{INPPmin}$ ) fin $\leq$ 7 GHz (See Figures 3 and 10, Note 11) fin $\leq$ 10 GHz |                              | 300<br>250 | 400<br>400 |            | mV     |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Propagation Delay to Differential Outputs, @ 1 GHz,<br>Measured at Differential Cross-point                    | CLK/CLK to Q/Q<br>R/R to Q/Q |            | 200<br>300 | 350<br>600 | ps     |
| t <sub>S</sub>                         | Setup Time (D to CLK)  |                              | 40         | 15         |            | ps     |
| t <sub>H</sub>                         | Hold Time (D to CLK)   |                              | 50         | 20         |            | ps     |
| t <sub>RR</sub>                        | Reset Recovery   |                              | 275        | 200        |            | ps     |
| t <sub>PW</sub>                        | Minimum Pulse Width R/R  |                              | 1          |            |            | ns     |
| t <sub>JITTER</sub>                    | RJ – Output Random Jitter (Note 12) $f_{in} \le 10 \text{ GHz}$  |                              |            | 0.2        | 0.8        | ps RMS |
| V <sub>INPP</sub>                      | Input Voltage Swing (Differential Configuration) (Note 13)   |                              | 100        |            | 1200       | mV     |
| $t_{r,}, t_{f}$                        | Output Rise/Fall Times @ 1 GHz (20% - 80%),  | Q, Q                         | 20         | 35         | 50         | ps     |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 11. Output voltage swing is a single-ended measurement operating in differential mode.
- 12. Additive RMS jitter with 50% duty cycle clock signal.
- 13. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Clock Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (f<sub>in</sub>) at Ambient Temperature (Typ)




Figure 4. Simplified Input Structure

<sup>10.</sup> Measured using a 400 mV V<sub>INPP</sub> source, 50% duty cycle clock source. All output loading with external 50 Ω to V<sub>CC</sub>. Input edge rates ≥ 40 ps (20% – 80%).




Figure 5. Differential Input Driven Single-Ended




Figure 6. Differential Inputs Driven Differentially




Figure 7. V<sub>th</sub> Diagram




Figure 8. Differential Inputs Driven Differentially




Figure 9. V<sub>CMR</sub> Diagram




Figure 10. AC Reference Measurement




Figure 11. Typical CML Output Structure and Termination





Figure 12. Typical Termination for CML Output Driver and Device Evaluation



rigule 14. LVD3 lilleriace




Figure 15. Standard 50  $\Omega$  Load CML Interface




Figure 16. Capacitor–Coupled Differential Interface  $(V_T/V_T^-)$  Connected to External  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu$ F Capacitor)




Figure 17. Capacitor–Coupled Single–Ended Interface ( $V_T/\overline{V_T}$  Connected to External  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)

#### **ORDERING INFORMATION**

| Device        | Package             | Shipping <sup>†</sup> |
|---------------|---------------------|-----------------------|
| NB7V52MMNG    | QFN-16<br>(Pb-free) | 123 Units / Rail      |
| NB7V52MMNHTBG | QFN-16<br>(Pb-free) | 100 / Tape & Reel     |
| NB7V52MMNTXG  | QFN-16<br>(Pb-free) | 3000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

回

TOP VIEW

DETAIL B

LEA

PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

□ 0.05 C

NOTE 4





Α

В

SEATING PLANE


C

Ē


**DATE 08 OCT 2021** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
  THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS



DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

|     | MILLIME  |          |      |
|-----|----------|----------|------|
| DIM | MIN.     | N□M.     | MAX. |
| Α   | 0.80     | 0.90     | 1.00 |
| A1  | 0.00     | 0.03     | 0.05 |
| A3  |          | 0.20 REF |      |
| b   | 0.18     | 0.24     | 0.30 |
| D   | 3.00 BSC |          |      |
| DS  | 1.65     | 1.75     | 1.85 |
| Е   | 3.00 BSC |          |      |
| E2  | 1.65     | 1.75     | 1.85 |
| e   | 0.50 BSC |          |      |
| k   | 0.18 TYP |          |      |
| L   | 0.30     | 0.40     | 0.50 |
| L1  | 0.00     | 0.08     | 0.15 |
| L1  | 0.00     | 0.08     | 0.15 |

#### MOUNTING FOOTPRINT



| DETAIL A →   → D2 → D2 →                    |   |
|---|---|
| # 0.10 CAB 9 9 16X b 0.10 CAB 0.05 C NOTE 3 | ' |

BOTTOM VIEW

SIDE VIEW

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON04795D     | Electronic versions are uncontrolled except when accessed directly from the Document Repos<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-----------------|---|-------------|--|
| DESCRIPTION:     | QFN16 3X3, 0.5P |   | PAGE 1 OF 1 |  |

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales