

N-Channel Power MOSFET

60V, 5.9A, 55mΩ

FEATURES

- Advance Trench Process Technology
- High Density Cell Design for Ultra Low On-resistance
- RoHS Compliant
- Halogen-free

KEY PERFORMANCE PARAMETERS

PARAMETER	VALUE	UNIT
V _{DS}	60	V
R _{DS(on)} (max)	55	mΩ
Q _g	21	nC


APPLICATIONS

- High-Side DC/DC Conversion
- Notebook
- Server



✓
RoHS
COMPLIANT

HALOGEN
FREE



Note: MSL 1 (Moisture Sensitivity Level) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current, Silicon limited	I _D	5.9	A
Continuous Drain Current (Note 1)	I _D	4.5	A
Pulsed Drain Current	I _{DM}	30	A
Total Power Dissipation	P _D	2	W
		1.2	
Operating Junction and Storage Temperature Range	T _J , T _{STG}	- 55 to +150	°C

THERMAL PERFORMANCE

PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	R _{θJC}	32	°C/W
Junction to Ambient Thermal Resistance	R _{θJA}	62.5	°C/W

Note: R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-thermal reference is defined at the solder mounting surface of the drain pins. The R_{θJA} limit presented here is based on mounting on a 1 in² pad of 2 oz copper.

ELECTRICAL SPECIFICATIONS ($T_A = 25^\circ C$ unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV_{DSS}	60	--	--	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	$V_{GS(TH)}$	1	--	3	V
Gate Body Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$	I_{GSS}	--	--	± 100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 60V, V_{GS} = 0V$	I_{DSS}	--	--	2	μA
Drain-Source On-State Resistance <small>(Note 2)</small>	$V_{GS} = 10V, I_D = 4.5A$	$R_{DS(on)}$	--	45	55	$m\Omega$
	$V_{GS} = 4.5V, I_D = 3.9A$		--	55	75	
Forward Transconductance <small>(Note 2)</small>	$V_{DS} = 15V, I_D = 4.5A$	g_{fs}	--	13	--	S
Dynamic <small>(Note 3)</small>						
Total Gate Charge	$V_{DS} = 30V, I_D = 4.5A, V_{GS} = 10V$	Q_g	--	19	30	nC
Gate-Source Charge		Q_{gs}	--	4	--	
Gate-Drain Charge		Q_{gd}	--	3	--	
Input Capacitance	$V_{DS} = 24V, V_{GS} = 0V, f = 1.0MHz$	C_{iss}	--	1203	--	pF
Output Capacitance		C_{oss}	--	63	--	
Reverse Transfer Capacitance		C_{rss}	--	45	--	
Switching <small>(Note 4)</small>						
Turn-On Delay Time	$V_{DD} = 30V, R_G = 6\Omega, I_D = 1A, V_{GS} = 10V$	$t_{d(on)}$	--	13	20	ns
Turn-On Rise Time		t_r	--	11	20	
Turn-Off Delay Time		$t_{d(off)}$	--	36	60	
Turn-Off Fall Time		t_f	--	11	20	
Source-Drain Diode						
Diode Forward Voltage <small>(Note 2)</small>	$I_S = 2A, V_{GS} = 0V$	V_{SD}	--	0.9	1.2	V

Notes:

1. Package current limit.
2. Pulse test: Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$.
3. Defined by design. Not subject to production test.
4. Switching time is essentially independent of operating temperature.


ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TSM4946DCS RLG	SOP-8	2.5Kpcs / 13" Reel


CHARACTERISTICS CURVES

($T_c = 25^\circ\text{C}$ unless otherwise noted)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current




Gate-Source Voltage vs. Gate Charge



On-Resistance vs. Junction Temperature





On-Resistance vs. Gate-Source Voltage





CHARACTERISTICS CURVES


($T_C = 25^\circ\text{C}$ unless otherwise noted)



Maximum Safe Operating Area, Junction-to-Case






Normalized Thermal Transient Impedance, Junction-to-Case




CHARACTERISTICS CURVES

($T_c = 25^\circ\text{C}$ unless otherwise noted)



PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)

SOP-8

P/N= MARKING CODE
Y = Year Code
M = Month Code for Halogen Free Product
O =Jan P =Feb Q =Mar R =Apr
S =May T =Jun U =Jul V =Aug
W =Sep X =Oct Y =Nov Z =Dec
L = Lot Code
NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PACKAGE OUTLINE REFERENCE: JEDEC MS-012, ISSUE G, VARIATION AA.
4. MOLDED PLASTIC BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
5. DWG NO REF: HQ2SD07-SOP8STD-028 REV A.

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.