

MOSFET – Dual, N-Channel, Asymmetric, POWERTRENCH[®], Power Clip, 30 V

FDPC5030SG

General Description

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET™ (Q2) have been designed to provide optimal power efficiency.

Features

Q1: N-Channel

- Max $R_{DS(on)}$ = 5.0 mΩ at $V_{GS} = 10\text{ V}$, $I_D = 17\text{ A}$
- Max $R_{DS(on)}$ = 6.5 mΩ at $V_{GS} = 4.5\text{ V}$, $I_D = 14\text{ A}$

Q2: N-Channel

- Max $R_{DS(on)}$ = 2.4 mΩ at $V_{GS} = 10\text{ V}$, $I_D = 25\text{ A}$
- Max $R_{DS(on)}$ = 3.0 mΩ at $V_{GS} = 4.5\text{ V}$, $I_D = 22\text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses.
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing.
- RoHS Compliant


Applications

- Computing
- Communications
- General Purpose Point of Load


Table 1. PIN DESCRIPTION

Pin	Name	Description
1	HSG	High Side Gate
2	GR	Gate Return
3, 4, 9	V+(HSD)	High Side Drain
5, 6, 7	SW	Switching Node, Low Side Drain
8	LSG	Low Side Gate
10	GND (LSS)	Low Side Source

ELECTRICAL CONNECTION




N-Channel MOSFET




Power Clip 56
(PQFN8 5x6)
CASE 483AR

PIN ASSIGNMENT



MARKING DIAGRAM



- &Z = Assembly Plant Code
- &3 = Numeric Date Code
- &K = Lot Code
- FDPC5030SG = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FDPC5030SG

MOSFET MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$, Unless otherwise specified)

Symbol	Parameter	Q1	Q2	Unit
V_{DS}	Drain to Source Voltage	30	30	V
$Bvdsst$	$Bvdsst$ (Transient) < 100 ns	36	36	V
V_{GS}	Gate to Source Voltage	+/-20	+/-12	V
I_D	Drain Current – Continuous ($T_C = 25^\circ\text{C}$) (Note 5)	56	84	A
	– Continuous ($T_C = 100^\circ\text{C}$) (Note 5)	35	53	
	– Continuous ($T_A = 25^\circ\text{C}$)	17 (Note 1a)	25 (Note 1b)	
	– Pulsed ($T_A = 25^\circ\text{C}$) (Note 4)	227	503	
E_{AS}	Single Pulsed Avalanche Energy (Note 3)	54	96	mJ
P_D	Power Dissipation for Single Operation ($T_C = 25^\circ\text{C}$) ($T_A = 25^\circ\text{C}$) ($T_A = 25^\circ\text{C}$)	23 2.1 (Note 1a) 1.0 (Note 1c)	25 2.3 (Note 1b) 1.1 (Note 1d)	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150		$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	5.6	4.9	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	60 (Note 1a)	55 (Note 1b)	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	130 (Note 1c)	120 (Note 1d)	$^\circ\text{C}/\text{W}$

PACKAGE MARKING AND ORDERING INFORMATION

Device	Top Marking	Package	Reel Size	Tape Width	Quantity†
FDPC5030SG	FDPC5030SG	Power Clip 56	13"	12 mm	3,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Unit
--------	-----------	-----------------	------	-----	-----	-----	------

OFF CHARACTERISTICS

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0 \text{ V}$ $I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	Q1 Q2	30 30	– –	– –	V
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, referenced to 25°C $I_D = 10 \text{ mA}$, referenced to 25°C	Q1 Q2	– –	15 16	– –	$\text{mV}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2	– –	– –	1 500	μA
I_{GSS}	Gate to Source Leakage Current, Forward	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$	Q1	–	–	± 100	nA
			Q2	–	–	± 100	nA

ON CHARACTERISTICS

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$ $V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	Q1 Q2	1.0 1.0	1.7 1.6	3.0 3.0	V
$\Delta V_{GS(th)}/\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 1 \mu\text{A}$, referenced to 25°C $I_D = 10 \text{ mA}$, referenced to 25°C	Q1 Q2	– –	–5 –3	– –	$\text{mV}/^\circ\text{C}$

FDPC5030SG

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Unit
ON CHARACTERISTICS							
$R_{DS(on)}$	Drain to Source On Resistance	$V_{GS} = 10\text{ V}, I_D = 17\text{ A}$ $V_{GS} = 4.5\text{ V}, I_D = 14\text{ A}$ $V_{GS} = 10\text{ V}, I_D = 17\text{ A}, T_J = 125^\circ\text{C}$	Q1	–	4.1	5.0	m Ω
		Q2	–	5.4	6.5		
		$V_{GS} = 10\text{ V}, I_D = 25\text{ A}$ $V_{GS} = 4.5\text{ V}, I_D = 22\text{ A}$ $V_{GS} = 10\text{ V}, I_D = 25\text{ A}, T_J = 125^\circ\text{C}$	Q1	–	1.9	2.4	
			Q2	–	2.4	3.0	
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{ V}, I_D = 17\text{ A}$ $V_{DS} = 5\text{ V}, I_D = 25\text{ A}$	Q1	–	93	–	S
			Q2	–	139	–	

DYNAMIC CHARACTERISTICS

C_{iss}	Input Capacitance	Q1: $V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V},$ $f = 1\text{ MHz}$ Q2: $V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V},$ $f = 1\text{ MHz}$	Q1	–	1224	1715	pF
			Q2	–	2730	3825	
C_{oss}	Output Capacitance		Q1	–	397	560	pF
			Q2	–	801	1125	
C_{rss}	Reverse Transfer Capacitance		Q1	–	42	60	pF
			Q2	–	72	100	
R_g	Gate Resistance		Q1	0.1	0.5	1.5	Ω
			Q2	0.1	1.1	2.2	

SWITCHING CHARACTERISTICS

$t_{d(on)}$	Turn-On Delay Time	Q1: $V_{DD} = 15\text{ V}, I_D = 17\text{ A},$ $R_{GEN} = 6\ \Omega$ Q2: $V_{DD} = 15\text{ V}, I_D = 25\text{ A},$ $R_{GEN} = 6\ \Omega$	Q1	–	8	16	ns
			Q2	–	10	19	
t_r	Rise Time		Q1	–	2	10	ns
			Q2	–	4	10	
$t_{d(off)}$	Turn-Off Delay Time		Q1	–	18	33	ns
		Q2	–	30	48		
t_f	Fall Time	Q1	–	2	10	ns	
		Q2	–	3	10		
Q_g	Total Gate Charge	$V_{GS} = 0\text{ V to }10\text{ V}$ Q1: $V_{DD} = 15\text{ V}, I_D = 17\text{ A}$ Q2: $V_{DD} = 15\text{ V}, I_D = 25\text{ A}$	Q1	–	17	24	nC
			Q2	–	39	55	
Q_g	Total Gate Charge	$V_{GS} = 0\text{ V to }4.5\text{ V}$ Q1: $V_{DD} = 15\text{ V}, I_D = 17\text{ A}$ Q2: $V_{DD} = 15\text{ V}, I_D = 25\text{ A}$	Q1	–	8	11	nC
			Q2	–	18	26	
Q_{gs}	Gate to Source Gate Charge	Q1: $V_{DD} = 15\text{ V}, I_D = 17\text{ A}$ Q2: $V_{DD} = 15\text{ V}, I_D = 25\text{ A}$	Q1	–	3.1	–	nC
			Q2	–	6.1	–	
Q_{gd}	Gate to Drain "Miller" Charge	Q1: $V_{DD} = 15\text{ V}, I_D = 17\text{ A}$ Q2: $V_{DD} = 15\text{ V}, I_D = 25\text{ A}$	Q1	–	2.0	–	nC
			Q2	–	4.3	–	

SOURCE-DRAIN DIODE CHARACTERISTICS


V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 17\text{ A (Note 2)}$ $V_{GS} = 0\text{ V}, I_S = 25\text{ A (Note 2)}$	Q1	–	0.8	1.2	V
			Q2	–	0.8	1.2	
t_{rr}	Reverse Recovery Time	Q1 $I_F = 17\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$ Q2 $I_F = 25\text{ A}, di/dt = 230\text{ A}/\mu\text{s}$	Q1	–	23	37	ns
			Q2	–	27	44	
Q_{rr}	Reverse Recovery Charge		Q1	–	8	16	nC
			Q2	–	31	50	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


FDPC5030SG

NOTES:


1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.




a) 60°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 55°C/W when mounted on a 1 in² pad of 2 oz copper.



c) 130°C/W when mounted on a minimum pad of 2 oz copper.



d) 120°C/W when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
3. Q1: E_{AS} of 54 mJ is based on starting $T_J = 25^\circ\text{C}$; $L = 3$ mH, $I_{AS} = 6$ A, $V_{DD} = 30$ V. $V_{GS} = 10$ V, 100% tested at $L = 0.1$ mH, $I_{AS} = 20$ A.
- Q2: E_{AS} of 96 mJ is based on starting $T_J = 25^\circ\text{C}$; $L = 3$ mH, $I_{AS} = 8$ A, $V_{DD} = 30$ V. $V_{GS} = 10$ V, 100% tested at $L = 0.1$ mH, $I_{AS} = 27$ A.
4. Pulsed Id refer to Figure 11 and Figure 24 SOA graphs for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

FDPC5030SG

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. Normalized On Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

FDPC5030SG

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

FDPC5030SG

TYPICAL CHARACTERISTICS (Q1 N-CHANNEL)

($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)




Figure 13. Junction-to-Case Transient Thermal Response Curve

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)




Figure 14. On-Region Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 18. Transfer Characteristics




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

FDPC5030SG

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)




Figure 20. Gate Charge Characteristics




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 22. Unclamped Inductive Switching Capability




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 24. Forward Bias Safe Operating Area




Figure 25. Single Pulse Maximum Power Dissipation

FDPC5030SG

TYPICAL CHARACTERISTICS (Q2 N-CHANNEL)

($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)




Figure 26. Junction-to-Case Transient Thermal Response Curve

FDPC5030SG

TYPICAL CHARACTERISTICS (CONTINUED)

SyncFET Schottky Body Diode Characteristics

onsemi's SyncFET process embeds a Schottky diode in parallel with POWERTRENCH MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC5030SG.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDPC5030SG SyncFET™ Body Diode Reverse Recovery Characteristics




Figure 28. SyncFET™ Body Diode Reverse Leakage vs. Drain-Source Voltage

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales