



ALPHA & OMEGA
SEMICONDUCTOR

AOD607A

30V Dual Complementary MOSFET

General Description

- Trench Power MOSFET technology
- Low $R_{DS(ON)}$
- Low Gate Charge
- Excellent Thermal Performance
- RoHS and Halogen-Free Compliant

Product Summary

	<u>Q1</u>	<u>Q2</u>
V_{DS}	30V	-30V
I_D (at $V_{GS}=10V$)	8A	-12A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 25mΩ	< 27mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 38mΩ	< 45mΩ

Applications

- Pch+Nch Complementary MOSFET for DC-FAN



100% UIS Tested

100% Rg Tested



TO252-4L
Top View

Bottom View



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOD607A	TO-252-4L	Tape & Reel	2500

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current ^G	I_D	8	-12	A
$T_C=100^\circ C$		8	-9.4	
Pulsed Drain Current ^C	I_{DM}	44	-48	
Continuous Drain Current ^G	I_{DSM}	8	12	A
$T_A=70^\circ C$		8	9.5	
Avalanche Current ^C	I_{AS}	12	-18	A
Avalanche energy $L=0.1mH$ ^C	E_{AS}	7	16	mJ
V_{DS} Spike	V_{SPIKE}	36	-36	V
Power Dissipation ^B	P_D	19	30	W
$T_C=100^\circ C$		7.5	12	
Power Dissipation ^A	P_{DSM}	6.2	6.2	W
$T_A=70^\circ C$		4.0	4.0	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units	
Maximum Junction-to-Ambient ^A	$t \leq 10s$	15	15	20	20	°C/W	
Maximum Junction-to-Ambient ^{A,D}	Steady-State	40	40	50	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	5.0	3.2	6.5	4.2	°C/W

Q1 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{ID}=250\mu\text{A}, \text{VGS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=30\text{V}, \text{V}_{\text{GS}}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=\pm20\text{V}$		100	100	nA
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{D}}=250\mu\text{A}$	1.5	2.1	2.6	V
$\text{R}_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{D}}=8\text{A}$ $T_J=125^\circ\text{C}$		20.5	25	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{D}}=5\text{A}$		31.5	39	
				28	38	
g_{FS}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_{\text{D}}=8\text{A}$		20	20	S
V_{SD}	Diode Forward Voltage	$\text{I}_{\text{S}}=1\text{A}, \text{V}_{\text{GS}}=0\text{V}$		0.75	1	V
I_{S}	Maximum Body-Diode Continuous Current ^G				8	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{f}=1\text{MHz}$		395		pF
C_{oss}	Output Capacitance			67		pF
C_{rss}	Reverse Transfer Capacitance			41		pF
R_{g}	Gate resistance	$\text{f}=1\text{MHz}$	0.9	1.8	2.8	Ω
SWITCHING PARAMETERS						
$\text{Q}_{\text{g}}(10\text{V})$	Total Gate Charge	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{I}_{\text{D}}=8\text{A}$		7.2	15	nC
$\text{Q}_{\text{g}}(4.5\text{V})$	Total Gate Charge			3.5	7	nC
Q_{gs}	Gate Source Charge			1.3		nC
Q_{gd}	Gate Drain Charge			1.7		nC
$t_{\text{D}(\text{on})}$	Turn-On DelayTime	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{R}_{\text{L}}=1.87\Omega, \text{R}_{\text{GEN}}=3\Omega$		4.5		ns
t_{r}	Turn-On Rise Time			2.7		ns
$t_{\text{D}(\text{off})}$	Turn-Off DelayTime			14.9		ns
t_{f}	Turn-Off Fall Time			2.9		ns
t_{rr}	Body Diode Reverse Recovery Time	$\text{I}_{\text{F}}=8\text{A}, \text{di/dt}=500\text{A}/\mu\text{s}$		6.0		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$\text{I}_{\text{F}}=8\text{A}, \text{di/dt}=500\text{A}/\mu\text{s}$		6.6		nC

A. The value of R_{QJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\text{QJA}} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The R_{QJA} is the sum of the thermal impedance from junction to case R_{QJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

Q2 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}$, $V_{GS}=0\text{V}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-30\text{V}$, $V_{GS}=0\text{V}$			-1	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm20\text{V}$			-5	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$	-1.3	-1.85	-2.4	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}$, $I_D=-12\text{A}$		22	27	$\text{m}\Omega$
			$T_J=125^\circ\text{C}$	32	40	
		$V_{GS}=-4.5\text{V}$, $I_D=-10\text{A}$		33	45	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=-5\text{V}$, $I_D=-12\text{A}$		19		S
V_{SD}	Diode Forward Voltage	$I_S=-1\text{A}$, $V_{GS}=0\text{V}$		-0.75	-1	V
I_S	Maximum Body-Diode Continuous Current ^G				12	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=-15\text{V}$, $f=1\text{MHz}$		730		pF
C_{oss}	Output Capacitance			140		pF
C_{rss}	Reverse Transfer Capacitance			90		pF
R_g	Gate resistance	$f=1\text{MHz}$		2.1	5	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=-10\text{V}$, $V_{DS}=-15\text{V}$, $I_D=-12\text{A}$		13.6	24	nC
$Q_g(4.5\text{V})$	Total Gate Charge			6.7	12	nC
Q_{gs}	Gate Source Charge			2.5		nC
Q_{gd}	Gate Drain Charge			3.2		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=-10\text{V}$, $V_{DS}=-15\text{V}$, $R_L=1.25\Omega$, $R_{\text{GEN}}=3\Omega$		8		ns
t_r	Turn-On Rise Time			6		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			17		ns
t_f	Turn-Off Fall Time			5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=-12\text{A}$, $dI/dt=500\text{A}/\mu\text{s}$		12		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=-12\text{A}$, $dI/dt=500\text{A}/\mu\text{s}$		25.5		nC

A. The value of $R_{\text{DS(on)}}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation $P_{\text{DS(on)}}$ is based on $R_{\text{DS(on)}} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The $R_{\text{DS(on)}}$ is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.







G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms







Figure D: Diode Recovery Test Circuit & Waveforms









Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

