

Dual 4-Stage Binary Ripple Counter with + 2 and + 5 Sections

High-Performance Silicon-Gate CMOS

MC74HC390A

The MC74HC390A is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 4-bit counters, each composed of a divide-by-two and a divide-by-five section. The divide-by-two and divide-by-five counters have separate clock inputs, and can be cascaded to implement various combinations of \div 2 and/or \div 5 up to a \div 100 counter.

Flip-flops internal to the counters are triggered by high-to-low transitions of the clock input. A separate, asynchronous reset is provided for each 4-bit counter. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or strobes except when gated with the Clock of the HC390A.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No 7 A
- Chip Complexity: 244 FETs or 61 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Logic Diagram






SOIC-16 D SUFFIX CASE 751B



TSSOP-16 DT SUFFIX CASE 948F

QFN16 MN SUFFIX CASE 485AW

MARKING DIAGRAMS




A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or • = Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



FUNCTION TABLE

| Clock | | | |
|-------|---|-------|----------------------|
| Α | В | Reset | Action |
| Х | Х | Н | Reset ÷ 2 and ÷ 5 |
| ~ | Х | L | Increment ÷ 2 |
| Х | ~ | L | Increment ÷ 5 |

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit | |
|-------------------|--|--|-------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | -0.5 to V _{CC} + 0.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | | ±50 | mA |
| I _{IK} | Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC}) | | ±20 | mA |
| lok | Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC}) | ±20 | mA | |
| T _{STG} | Storage Temperature | | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | | 260 | °C |
| TJ | Junction Temperature Under Bias | | ±150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Note 1) | SOIC-16 QFN16 TSSOP-16 | 126 118 159 | °C/W |
| P _D | Power Dissipation in Still Air at 25°C | SOIC-16 QFN16 TSSOP-16 | 995 1062 787 | mW |
| MSL | Moisture Sensitivity | | Level 1 | - |
| F _R | Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | - |
| V _{ESD} | ESD Withstand Voltage (Note 2) | Human Body Model Charged Device Model | > 2000 N/A | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|---|-------------|---------------------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 6.0 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time $ \begin{array}{c} V_{CC} = 2.0 \ V \\ V_{CC} = 3.0 \ V \\ V_{CC} = 4.5 \ V \\ V_{CC} = 6.0 \ V \\ \end{array} $ | 0 0 0 | 1000 600 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

DC ELECTRICAL CHARACTERISTICS

| | | | | Gu | aranteed Li | mit | |
|-----------------|--|---|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85 °C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{out} = 0.1 \text{ V or V}_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $\begin{array}{c c} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{ mA} \\ I_{out} \leq 4.0 \text{ mA} \\ I_{out} \leq 5.2 \text{ mA} \end{array}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $\begin{array}{c c} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{ mA} \\ I_{out} \leq 4.0 \text{ mA} \\ I_{out} \leq 5.2 \text{ mA} \end{array}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| l _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{in} = V _{CC} or GND I _{out} = 0 μA | 6.0 | 4 | 40 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS

| | | | Gu | aranteed Li | mit | |
|--|--|--------------------------|------------------------|------------------------|------------------------|------|
| Symbol | Parameter | V _{CC} V | –55 to 25°C | ≤ 85 °C | ≤125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 10 15 30 50 | 9 14 28 45 | 8 12 25 40 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock A to QA (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 70 40 24 20 | 80 45 30 26 | 90 50 36 31 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock A to QC (QA connected to Clock B) (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 200 160 58 49 | 250 185 65 62 | 300 210 70 68 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock B to QB (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 70 40 26 22 | 80 45 33 28 | 90 50 39 33 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock B to QC (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 90 56 37 31 | 105 70 46 39 | 180 100 56 48 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock B to QD (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 70 40 26 22 | 80 45 33 28 | 90 50 39 33 | ns |

AC ELECTRICAL CHARACTERISTICS

| | | | Guaranteed Limit | | | |
|--|--|--------------------------|----------------------|----------------------|-----------------------|------|
| Symbol | Parameter | V _{CC} | –55 to 25°C | ≤ 85 °C | ≤125°C | Unit |
| t _{PHL} | Maximum Propagation Delay, Reset to any Q (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 80 48 30 26 | 95 65 38 33 | 110 75 44 39 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 2 and 3) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 15 | 110 36 22 19 | ns |
| C _{in} | Maximum Input Capacitance | _ | 10 | 10 | 10 | pF |


| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|--|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Counter)* | 35 | pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. *Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS

| | | | Guaranteed Limit | | | |
|---------------------------------|--|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | V _{CC} V | –55 to 25°C | ≤ 85 °C | ≤125°C | Unit |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock A or Clock B (Figure 4) | 2.0 3.0 4.5 6.0 | 25 15 10 9 | 30 20 13 11 | 40 30 15 13 | ns |
| t _w | Minimum Pulse Width, Clock A, Clock B (Figure 3) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 15 | 110 36 22 19 | ns |
| t _w | Minimum Pulse Width, Reset (Figure 4) | 2.0 3.0 4.5 6.0 | 75 27 20 18 | 95 32 24 22 | 110 36 30 28 | ns |
| t _f , t _f | Maximum Input Rise and Fall Times (Figure 3) | 2.0 3.0 4.5 6.0 | 1000 800 500 400 | 1000 800 500 400 | 1000 800 500 400 | ns |

SWITCHING WAVEFORMS



| Test | Switch Position | CL | R _L |
|-------------------------------------|-----------------|-------|----------------|
| t _{PLH} / t _{PHL} | Open | 50 pF | 1 kΩ |
| t _{PLZ} / t _{PZL} | V _{CC} | | |
| t _{PHZ} / t _{PZH} | GND | | |

 $^{\star}C_{L}$ Includes probe and jig capacitance

CLOCK $t_{f} = 6 \text{ ns}$ v_{CC} $v_{$

CLOCK

50%

GND

PIN DESCRIPTIONS

INPUTS

Clock A (Pins 1, 15) and Clock B (Pins 4, 15)

Clock A is the clock input to the ÷ 2 counter; Clock B is the clock input to the ÷ 5 counter. The internal flip-flops are toggled by high-to-low transitions of the clock input.

CONTROL INPUTS

Reset (Pins 2, 14)

Asynchronous reset. A high at the Reset input prevents counting, resets the internal flip-flops, and forces Q_A through Q_D low.

OUTPUTS

Q_A (Pins 3, 13)

Output of the ÷ 2 counter.

Q_B, Q_C, Q_D (Pins 5, 6, 7, 9, 10, 11)

Outputs of the \div 5 counter. Q_D is the most significant bit. Q_A is the least significant bit when the counter is connected for BCD output as in Figure 7. Q_B is the least significant bit when the counter is operating in the bi–quinary mode as in Figure 8.




Figure 5. Expanded Logic Diagram




Figure 6. Timing Diagram (Q_A Connected to Clock B)

APPLICATIONS INFORMATION

Each half of the MC54/74HC390A has independent \div 2 and \div 5 sections (except for the Reset function). The \div 2 and \div 5 counters can be connected to give BCD or bi-quinary (2–5) count sequences. If Output Q_A is connected to the Clock B input (Figure 4), a decade divider with BCD output is obtained. The function table for the BCD count sequence is given in Table 1.

Table 1. BCD COUNT SEQUENCE*

| | | Output | | | | |
|-------|----------------|----------------|----------------|-------|--|--|
| Count | Q _D | Q _C | Q _B | Q_A | | |
| 0 | L | L | L | L | | |
| 1 | L | L | L | Н | | |
| 2 | L | L | Н | L | | |
| 3 | L | L | Н | Н | | |
| 4 | L | Н | L | L | | |
| 5 | L | Н | L | Н | | |
| 6 | L | Н | Н | L | | |
| 7 | L | Н | Н | Н | | |
| 8 | Н | L | L | L | | |
| 9 | Н | L | L | Н | | |

^{*}QA connected to Clock B input.

To obtain a bi-quinary count sequence, the input signals connected to the Clock B input, and output Q_D is connected to the Clock A input (Figure 8). Q_A provides a 50% duty cycle output. The bi-quinary count sequence function table is given in Table 2.

Table 2. BI-QUINARY COUNT SEQUENCE**

| | Output | | | | |
|-------|----------------|-------|----------------|----------------|--|
| Count | Q _A | Q_D | Q _C | Q _B | |
| 0 | L | L | L | L | |
| 1 | L | L | L | Н | |
| 2 | L | L | Н | L | |
| 3 | L | L | Н | Н | |
| 4 | L | Н | L | L | |
| 8 | Н | L | L | L | |
| 9 | Н | L | L | Н | |
| 10 | Н | L | Н | L | |
| 11 | Н | L | Н | Н | |
| 12 | Н | Н | L | L | |

^{**}QD connected to Clock A input.

CONNECTION DIAGRAMS




Figure 7. BCD Count




Figure 8. Bi-Quinary Count


ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|-------------------|------------|----------|-----------------------|
| MC74HC390ADG | HC390AG | SOIC-16 | 48 Units / Rail |
| MC74HC390ADR2G | HC390AG | SOIC-16 | 2500 / Tape & Reel |
| MC74HC390ADR2G-Q* | HC390AG | SOIC-16 | 2500 / Tape & Reel |
| MC74HC390ADTR2G | HC 390A | TSSOP-16 | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







| MILLIMETERS | | | | | |
|--------------------------------|----------|----------|------|--|--|
| DIM | MIN | NOM | MAX | | |
| А | 1.35 | 1.55 | 1.75 | | |
| A1 | 0.00 | 0.05 | 0.10 | | |
| A2 | 1.35 | 1.50 | 1.65 | | |
| b | 0.35 | 0.42 | 0.49 | | |
| С | 0.19 | 0.22 | 0.25 | | |
| D | | 9.90 BSC | | | |
| Е | 6.00 BSC | | | | |
| E1 | 3.90 BSC | | | | |
| е | 1.27 BSC | | | | |
| h | 0.25 | | 0.50 | | |
| L | 0.40 | 0.83 | 1.25 | | |
| L1 | 1.05 REF | | | | |
| Θ | 0. | | 7° | | |
| TOLERANCE OF FORM AND POSITION | | | | | |
| aaa | 0.10 | | | | |
| bbb | 0.20 | | | | |
| ссс | 0.10 | | | | |
| ddd | 0.25 | | | | |
| eee | 0.10 | | | | |



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|------------------------------|---|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1.27P | | PAGE 1 OF 2 | |


onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| 077/15/ | | 077/15.0 | | 077/15.0 | | T/15 4 | |
|--|--|--|---|---|---|-------------------|--------------------------------|
| STYLE 1: PIN 1. | COLLECTOR | STYLE 2: | CATHODE | STYLE 3: PIN 1. | | TYLE 4: PIN 1. | COLLECTOR DVF #1 |
| PIN 1. 2. | | PIN 1. 2. | | PIN 1. 2. | COLLECTOR, DYE #1 BASE, #1 | PIN 1. 2. | |
| 2. 3. | EMITTER | 2. 3. | NO CONNECTION | 2. 3. | | 2. 3. | |
| 3. 4. | NO CONNECTION | 3. 4. | | 3. 4. | | 3. 4. | |
| | EMITTER | 4. 5. | | | | | |
| 5. | BASE | 5. 6. | NO CONNECTION | 5. | , | 5. | |
| 6. 7. | | o. 7. | | 6. | EMITTER, #2 | 6. | |
| 7. 8. | | 7. 8. | CATHODE | 7. 8. | | | COLLECTOR, #4 COLLECTOR, #4 |
| 8. 9. | | 8. 9. | | | COLLECTOR, #2 | | BASE, #4 |
| 9. 10. | | | ANODE | | BASE. #3 | | EMITTER, #4 |
| | NO CONNECTION | | | | | | |
| | EMITTER | 11. | CATHODE | | EMITTER, #3 COLLECTOR, #3 | | BASE, #3 |
| | | | | | | | EMITTER, #3 |
| | BASE | | CATHODE | | COLLECTOR, #4 | | BASE, #2 |
| | COLLECTOR | 14. | | | BASE, #4 | | EMITTER, #2 |
| 15. | | | ANODE | | EMITTER, #4 | | BASE, #1 |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | |
| | | | | | | | |
| PIN 1. | , | PIN 1. | | PIN 1. | | | |
| PIN 1. 2. | DRAIN, #1 | PIN 1. 2. | CATHODE | PIN 1. 2. | COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. | DRAIN, #1 DRAIN, #2 | PIN 1. 2. 3. | CATHODE CATHODE | PIN 1. 2. 3. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. | DRAIN, #1 DRAIN, #2 DRAIN, #2 | PIN 1. 2. 3. 4. | CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH | | |
| PIN 1. 2. 3. 4. 5. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 | PIN 1. 2. 3. 4. 5. | CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 | PIN 1. 2. 3. 4. 5. | CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 | PIN 1. 2. 3. 4. 5. 6. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. 6. 7. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 | PIN 1. 2. 3. 4. 5. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE | PIN 1. 2. 3. 4. 5. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH | | |
| PIN 1. 2. 3. 4. 5. 6. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 | PIN 1. 2. 3. 4. 5. 6. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH | | |
| PIN 1. 2. 3. 4. 5. 6. 7. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 | PIN 1. 2. 3. 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 GATE, #4 SOURCE, #4 SOURCE, #3 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GOMMON DRAIN (OUTPUT) GATE N-CH | | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 SOURCE, #2 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #3 DRAIN, #4 GATE, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 GATE, #1 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 SOURCE, #2 | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------------------|--|-------------|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1.27P | | PAGE 2 OF 2 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





TSSOP-16 WB

DATE 19 OCT 2006

NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABILE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 BSC | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| М | 0 ° | 8° | 0° | 8 ° |

RECOMMENDED SOLDERING FOOTPRINT*

7.06 ٦ 1 0.65 **PITCH** 16X 0.36 1.26 **DIMENSIONS: MILLIMETERS**

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|--|-------------|--|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales