Х.

# 74HC4060-Q100; 74HCT4060-Q100

14-stage binary ripple counter with oscillator Rev. 5 — 27 March 2024

**Product data sheet** 

nexperia

### 1. General description

The 74HC4060-Q100; 74HCT4060-Q100 is a 14-stage ripple-carry counter/divider and oscillator with three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. In this case, keep the oscillator pins (RTC and CTC) floating. The counter advances on the HIGH-to-LOW transition of RS. A HIGH level on MR clears all counter stages and forces all outputs LOW, independent of the other input conditions. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)

   Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- All active components on chip
- RC or crystal oscillator configuration
- Input levels:
  - For 74HC4060-Q100: CMOS level
  - For 74HCT4060-Q100: TTL level
- Complies with JEDEC standards:
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints


### 3. Applications

- Control counters
- Timers
- Frequency dividers
- Time-delay circuits

### 4. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HC4060D-Q100 74HCT4060D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	<u>SOT109-1</u>
74HC4060PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	<u>SOT403-1</u>
74HC4060BQ-Q100 74HCT4060BQ-Q100	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	<u>SOT763-1</u>

### 5. Functional diagram



74HC\_HCT4060\_Q100

## 6. Pinning information



### 6.1. Pinning

### 6.2. Pin description

Symbol	Pin	Description
Q11, Q12, Q13	1, 2, 3	counter output
Q3, Q4, Q5, Q6, Q7, Q8, Q9	7, 5, 4, 6, 14, 13, 15	counter output
GND	8	ground (0 V)
СТС	9	external capacitor connection
RTC	10	external resistor connection
RS	11	clock input /oscillator pin
MR	12	master reset input (active HIGH)
V <sub>CC</sub>	16	supply voltage

### Table 2. Pin description

### 7. Functional description

RS	
MR	
Q3	
Q4	
Q5	
Q6	
Q7	
Q8	
Q9	
Q11	
Q12	
Q13	001aai117
Fig. 5. Timing diagram	

### 8. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Parameter	Conditions		Min	Max	Unit
supply voltage			-0.5	+7	V
input clamping current	$V_{I}$ < -0.5 V or $V_{I}$ > $V_{CC}$ + 0.5 V	[1]	-	±20	mA
output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	[1]	-	±20	mA
output current	$-0.5 V < V_O < V_{CC} + 0.5 V$		-	±25	mA
supply current			-	50	mA
ground current			-50	-	mA
storage temperature			-65	+150	°C
total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2]	-	500	mW
	supply voltage input clamping current output clamping current output current supply current ground current storage temperature	supply voltageinput clamping current $V_1 < -0.5 V \text{ or } V_1 > V_{CC} + 0.5 V$ output clamping current $V_0 < -0.5 V \text{ or } V_0 > V_{CC} + 0.5 V$ output current $-0.5 V < V_0 < V_{CC} + 0.5 V$ supply currentground currentstorage temperature $-0.5 V < V_0 < V_{CC} + 0.5 V$	supply voltage $V_1 < -0.5 V \text{ or } V_1 > V_{CC} + 0.5 V$ [1]input clamping current $V_0 < -0.5 V \text{ or } V_0 > V_{CC} + 0.5 V$ [1]output clamping current $-0.5 V < V_0 < V_{CC} + 0.5 V$ [1]output current $-0.5 V < V_0 < V_{CC} + 0.5 V$ [1]supply currentground current $-0.5 V < V_0 < V_{CC} + 0.5 V$ storage temperature $-0.5 V < V_0 < V_{CC} + 0.5 V$ $-0.5 V < V_0 < V_{CC} + 0.5 V$	supply voltage         -0.5           input clamping current $V_1 < -0.5 \vee \text{or} V_1 > V_{CC} + 0.5 \vee$ [1]         -           output clamping current $V_0 < -0.5 \vee \text{or} V_0 > V_{CC} + 0.5 \vee$ [1]         -           output current $-0.5 \vee \text{or} V_0 > V_{CC} + 0.5 \vee$ [1]         -           output current $-0.5 \vee < V_0 < V_{CC} + 0.5 \vee$ [1]         -           supply current $-0.5 \vee < V_0 < V_{CC} + 0.5 \vee$ -         -           ground current $-50$ -50         -         -           storage temperature         -65         -         -         -	supply voltage         -0.5         +7           input clamping current $V_1 < -0.5 \lor or \lor_1 > \lor_{CC} + 0.5 \lor$ [1]         - $\pm 20$ output clamping current $V_0 < -0.5 \lor or \lor_0 > \lor_{CC} + 0.5 \lor$ [1]         - $\pm 20$ output clamping current $-0.5 \lor or \lor_0 > \lor_{CC} + 0.5 \lor$ [1]         - $\pm 20$ output current $-0.5 \lor < \lor_0 < \lor_{CC} + 0.5 \lor$ [1]         - $\pm 25$ supply current $-0.5 \lor < \lor_0 < \lor_{CC} + 0.5 \lor$ - $50$ ground current $-50$ -         -           storage temperature $-65$ $+150$

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

For SOT763-1 (DHVQFN16) package: Ptot derates linearly with 11.2 mW/K above 106 °C.

### 9. Recommended operating conditions

#### Table 4. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Conditions 74HC4060-Q100			74H	Unit		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

### **10. Static characteristics**

#### **Table 5. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C			°C to 5 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC40	60-Q100	1	<b>I</b>							
VIH	HIGH-level	MR input								
	input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.3	-	1.5	-	1.5	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.1	-	4.2	-	4.2	-	V
		RS input								
		V <sub>CC</sub> = 2.0 V	1.7	-	-	1.7	-	1.7	-	V
		V <sub>CC</sub> = 4.5 V	3.6	-	-	3.6	-	3.6	-	V
		V <sub>CC</sub> = 6.0 V	4.8	-	-	4.8	-	4.8	-	V
V <sub>IL</sub>	LOW-level	MR input								
	input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
		RS input								
		V <sub>CC</sub> = 2.0 V	-	-	0.3	-	0.3	-	0.3	V
		V <sub>CC</sub> = 4.5 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 6.0 V	-	-	1.2	-	1.2	-	1.2	V

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V <sub>OH</sub>	HIGH-level	RTC output; RS = MR = GND								
	output	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
	voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -2.6 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -3.3 mA; V <sub>CC</sub> = 6.0 V	5.48	-	-	5.34	-	5.2	-	V
		RTC output; RS = MR = $V_{CC}$								
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O}$ = -20 µA; $V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -0.65 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -0.85 mA; V <sub>CC</sub> = 6.0 V	5.48	-	-	5.34	-	5.2	-	V
		CTC output; RS = V <sub>IH</sub> ; MR = V <sub>IL</sub>								
		I <sub>O</sub> = -3.2 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -4.2 mA; V <sub>CC</sub> = 6.0 V	5.48	-	-	5.34	-	5.2	-	V
		$V_{I} = V_{IH}$ or $V_{IL}$ ; except RTC output								
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; except RTC and CTC outputs								
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	-	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	RTC output; RS = $V_{CC}$ ; MR = GND								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
	voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 2.6 mA; V <sub>CC</sub> = 4.5 V	-	-	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 3.3 mA; V <sub>CC</sub> = 6.0 V	-	-	0.26	-	0.33	-	0.4	V
		CTC output; RS = V <sub>IL</sub> ; MR = V <sub>IH</sub>								
		I <sub>O</sub> = 3.2 mA; V <sub>CC</sub> = 4.5 V	-	-	0.26	-	0.33	-	0.4	V
		$I_{O}$ = 4.2 mA; $V_{CC}$ = 6.0 V	-	-	0.26	-	0.33	-	0.4	V
		$V_{I} = V_{IH}$ or $V_{IL}$ ; except RTC output								
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		$V_I = V_{IH}$ or $V_{IL}$ ; except RTC and CTC outputs								
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	-	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.26	-	0.33	-	0.4	V

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
lı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4	060-Q100	·						1		
V <sub>IH</sub>	HIGH-level	MR input; V <sub>CC</sub> = 4.5 V to 5.5 V [1]	2.0	-	-	2.0	-	2.0	-	V
	input voltage	RS input; V <sub>CC</sub> = 4.5 V	3.6	-	-	3.6	-	3.6	-	V
V <sub>IL</sub>	LOW-level	MR input; V <sub>CC</sub> = 4.5 V to 5.5 V [1]	-	-	0.8	-	0.8	-	0.8	V
	input voltage	RS input; V <sub>CC</sub> = 4.5 V	-	-	0.9	-	0.9	-	0.9	V
V <sub>OH</sub>	HIGH-level	RTC output; RS = MR = V <sub>CC</sub>								
	output voltage	$I_0 = -20 \ \mu A; V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
	vollage	I <sub>O</sub> = -0.65 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		RTC output; RS = MR = GND								
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -2.6 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		CTC output; RS = V <sub>IH</sub> ; MR = V <sub>IL</sub>								
		I <sub>O</sub> = -3.2 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
		$V_{I} = V_{IH}$ or $V_{IL}$ ; except RTC output								
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; except RTC and CTC outputs								
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	-	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	RTC output; RS = $V_{CC}$ ; MR = GND								
	output voltage	$I_{O}$ = 20 µA; $V_{CC}$ = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
	Voltage	I <sub>O</sub> = 2.6 mA; V <sub>CC</sub> = 4.5 V	-	-	0.26	-	0.33	-	0.4	V
		CTC output; RS = V <sub>IL</sub> ; MR = V <sub>IH</sub>								
		I <sub>O</sub> = 3.2 mA; V <sub>CC</sub> = 4.5 V	-	-	0.26	-	0.33	-	0.4	V
		$V_I = V_{IH}$ or $V_{IL}$ ; except RTC output								
		$I_{O}$ = 20 µA; $V_{CC}$ = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; except RTC and CTC outputs								
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.26	-	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $I_{O} = 0$ A	-	-	8.0	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$ ; other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 V$ to 5.5 V; $I_0 = 0 A$	-	40	144	-	180	-	196	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

[1] For HCT4060, only input MR (pin 12) has TTL input switching levels.

# **11. Dynamic characteristics**

#### Table 6. Dynamic characteristics

GND = 0 V;  $C_L = 50 pF$  unless otherwise specified; for test circuit see Fig. 9.

Symbol	Parameter	Conditions			25 °C			°C to 5 °C		°C to 5 °C	Unit
				Min	Тур	Мах	Min	Мах	Min	Max	
74HC40	60-Q100	1									-
t <sub>pd</sub>		RS to Q3; see Fig. 6	[1]								
	delay	V <sub>CC</sub> = 2.0 V		-	99	300	-	375	-	450	ns
		V <sub>CC</sub> = 4.5 V		-	36	60	-	75	-	90	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	31	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V		-	29	51	-	64	-	77	ns
		Qn to Qn+1; see <u>Fig. 7</u>	[2]								
		V <sub>CC</sub> = 2.0 V		-	22	80	-	100	-	120	ns
		V <sub>CC</sub> = 4.5 V		-	8	16	-	20	-	24	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	6	-	-	-	-	-	ns
	V <sub>CC</sub> = 6.0 V		-	6	14	-	17	-	20	ns	
t <sub>PHL</sub> HIGH	MR to Qn; see <u>Fig. 8</u>										
	to LOW	V <sub>CC</sub> = 2.0 V		-	55	175	-	220	-	265	ns
	propagation delay	V <sub>CC</sub> = 4.5 V		-	20	35	-	44	-	53	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	17	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V		-	16	30	-	37	-	45	ns
t <sub>t</sub>	transition	Qn; see <u>Fig. 6</u>	[3]								
	time	V <sub>CC</sub> = 2.0 V		-	19	75	-	95	-	110	ns
		V <sub>CC</sub> = 4.5 V		-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V		-	6	13	-	16	-	19	ns
t <sub>W</sub>	pulse width	RS (HIGH or LOW); see Fig. 6									
		V <sub>CC</sub> = 2.0 V		80	17	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V		16	6	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V		14	5	-	17	-	20	-	ns
		MR (HIGH); see <u>Fig. 8</u>									
		V <sub>CC</sub> = 2.0 V		80	25	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V		16	9	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V		14	7	-	17	-	20	-	ns
t <sub>rec</sub>	recovery	MR to RS; see <u>Fig. 8</u>									
	time	V <sub>CC</sub> = 2.0 V		100	28	-	125	-	150	-	ns
		V <sub>CC</sub> = 4.5 V		20	10	-	25	-	30	-	ns
		V <sub>CC</sub> = 6.0 V		17	8	-	21	-	26	-	ns

Symbol	Parameter	Conditions			25 °C			°C to 5 °C		°C to 5 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	1
f <sub>max</sub>	maximum	RS; see <u>Fig. 6</u>									
	frequency	V <sub>CC</sub> = 2.0 V		6	26	-	4.8	-	4	-	MHz
		V <sub>CC</sub> = 4.5 V		30	80	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	87	-	-	-	-	-	MHz
		V <sub>CC</sub> = 6.0 V		35	95	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$V_{I}$ = GND to $V_{CC}$ ; $V_{CC}$ = 5 V; $f_{i}$ = 1 MHz	[4]	-	40	-	-	-	-	-	pF
74HCT4	060-Q100				L	<u> </u>			1	1	
t <sub>pd</sub>	propagation	RS to Q3; see Fig. 6	[1]								
	delay	V <sub>CC</sub> = 4.5 V		-	33	66	-	83	-	99	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	31	-	-	-	-	-	ns
		Qn to Qn+1; see <u>Fig. 7</u>	[2]								
		V <sub>CC</sub> = 4.5 V		-	8	16	-	20	-	24	ns
	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	6	-	-	-	-	-	ns	
t <sub>PHL</sub>	HIGH	MR to Qn; see <u>Fig. 8</u>									
	to LOW propagation	V <sub>CC</sub> = 4.5 V		-	21	44	-	55	-	66	ns
	delay	V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	18	-	-	-	-	-	ns
tt	transition	Qn; see <u>Fig. 6</u>	[3]								
	time	V <sub>CC</sub> = 4.5 V		-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	RS (HIGH or LOW); see Fig. 6									
		V <sub>CC</sub> = 4.5 V		16	6	-	20	-	24	-	ns
		MR (HIGH); see <u>Fig. 8</u>									
		V <sub>CC</sub> = 4.5 V		16	6	-	20	-	24	-	ns
t <sub>rec</sub>	recovery	MR to RS; see Fig. 8									
	time	V <sub>CC</sub> = 4.5 V		26	13	-	33	-	39	-	ns
f <sub>max</sub>	maximum	RS; see <u>Fig. 6</u>									
	frequency	V <sub>CC</sub> = 4.5 V		30	80	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF		-	88	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	V <sub>I</sub> = GND to V <sub>CC</sub> - 1.5 V; V <sub>CC</sub> = 5 V; f <sub>i</sub> = 1 MHz	[4]	-	40	-	-	-	-	-	pF

[3]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ . [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:


f<sub>i</sub> = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;


N = number of inputs switching;  $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.



### 11.1. Waveforms and test circuit

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

#### Waveforms showing the clock (RS) to output (Q3) propagation delays, the clock pulse width, the output Fig. 6. transition times and the maximum clock frequency



Measurement points are given in Table 7.

V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.

#### Fig. 7. Waveforms showing the output Qn to output Qn+1 propagation delays





Fig. 8. Waveforms showing the master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (RS) recovery time

#### Table 7. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC4060-Q100	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT4060-Q100	1.3 V	1.3 V



Test data is given in Table 8.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

#### Fig. 9. Test circuit for measuring switching times


#### Table 8. Test data

Туре	Input	Load	
	VI	t <sub>r</sub> , t <sub>f</sub>	CL
74HC4060-Q100	V <sub>CC</sub>	6 ns	15 pF, 50 pF
74HCT4060-Q100	3 V	6 ns	15 pF, 50 pF

### 12. RC oscillator

### **12.1. Timing component limitations**

The oscillator frequency is mainly determined by  $R_tC_t$ , provided  $R2 \approx 2R_t$  and  $R2C2 << R_tC_t$ . The function of R2 is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration of accuracy,  $C_t$  must be larger than the inherent stray capacitance.  $R_t$  must be larger than the ON resistance in series with it, which typically is 280  $\Omega$  at  $V_{CC}$  = 2.0 V, 130  $\Omega$  at  $V_{CC}$  = 4.5 V and 100  $\Omega$  at  $V_{CC}$  = 6.0 V.





The recommended values for these components to maintain agreement with the typical oscillation formula are:

 $C_t > 50$  pF, up to any practical value and 10 k $\Omega < R_t < 1$  M $\Omega$ . In order to avoid start-up problems,  $R_t \ge 1$  k $\Omega$ .

### 12.2. Typical crystal oscillator circuit

In Fig. 11, R2 is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary, so R2 should not be too large. A practical value for R2 is 2.2 k $\Omega$ .





10<sup>-3</sup>

 $V_{CC}$  = 2.0 V to 6.0 V;  $T_{amb}$  = 25 °C.

10<sup>-2</sup>

10-1

Ct (µF)

10<sup>2</sup>

10 └─ 10<sup>-4</sup>



106

 $R_t(\Omega)$ 

105

+++


104

 $V_{CC}$  = 2.0 V to 6.0 V;  $T_{amb}$  = 25 °C.

10<sup>2</sup>

10 └─ 10<sup>3</sup>

### 13. Package outline



#### Fig. 16. Package outline SOT109-1 (SO16)




Fig. 17. Package outline SOT403-1 (TSSOP16)




Fig. 18. Package outline SOT763-1 (DHVQFN16)

### 14. Abbreviations

Table 9. Abbreviations			
Acronym	Description		
CDM	Charged Device Model		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
TTL	Transistor-Transistor Logic		

### 15. Revision history

#### Table 10. Revision history **Document ID Release date** Data sheet status Change notice Supersedes 74HC HCT4060 Q100 v.5 20240327 Product data sheet 74HC HCT4060 Q100 v.4 Modifications: Section 2: ESD specification updated according to the latest JEDEC standard. • Fig. 16, Fig. 17: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153 20210908 Product data sheet 74HC\_HCT4060\_Q100 v.3 74HC HCT4060 Q100 v.4 Modifications: • Type number 74HC4060DB-Q100 (SSOP16/SOT338-1) removed. • Section 2 updated. 20200508 74HC HCT4060 Q100 v.3 Product data sheet 74HC HCT4060 Q100 v.2 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. • Section 1 and Section 2 updated. Fig. 2: Pinnames corrected. (errata) Table 3: Derating values for Ptot total power dissipation updated. Table 5: HIGH and LOW input levels added for 74HCT4060-Q100. (errata) Type number 74HCT4060DB-Q100 (SSOP16/SOT338-1) removed. 74HC HCT4060 Q100 v.2 20130410 Product data sheet 74HC HCT4060 Q100 v.1 Modifications: 74HC4060DB-Q100 and 74HCT4060DB-Q100 added. • 74HC HCT4060\_Q100 v.1 20120802 Product data sheet

## 16. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

#### 14-stage binary ripple counter with oscillator

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# Contents

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Functional diagram	2
6. Pinning information	3
6.1. Pinning	3
6.2. Pin description	3
7. Functional description	4
8. Limiting values	4
9. Recommended operating conditions	5
10. Static characteristics	5
11. Dynamic characteristics	8
11.1. Waveforms and test circuit	10
12. RC oscillator	12
12.1. Timing component limitations	12
12.2. Typical crystal oscillator circuit	12
13. Package outline	14
14. Abbreviations	17
15. Revision history	17
16. Legal information	18

#### © Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 27 March 2024