

Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver MC74HC244A, MC74HCT244A


The MC74HC244A is identical in pinout to the LS244. The MC74HC244A device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The MC74HCT244A device inputs are compatible Standard CMOS or TTL outputs. The MC74HCT244A may be used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs.

These octal noninverting buffer/line drivers/line receivers are designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The devices have noninverting outputs and two active-low output enables.

The HC244A/HCT244A is the non-inverting version of the HC240A/HCT240A.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 136 FETs or 34 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



1






SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E

PIN ASSIGNMENT

ENABLE A	1●	20	□ V _{CC}
A1 [2	19	ENABLE B
YB4 [3	18	YA1
A2 [4	17] B4
YB3 [5	16] YA2
A3 [6	15] B3
YB2	7	14] YA3
A4 [8	13] B2
YB1 [9	12	YA4
GND [10	11] В1

MARKING DIAGRAMS



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

Inpu	Outputs	
Enable A, Enable B	A, B	YA, YB
L	L	L
L	Н	Н
l н	l x	7

Z = high impedance

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
V _{IN}	DC Input Voltage		-0.5 to V _{CC} + 0.5	V
V _{OUT}	DC Output Voltage		-0.5 to V _{CC} + 0.5	V
I _{IN}	DC Input Current, per Pin		±20	mA
l _{out}	DC Output Current, per Pin		±35	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±75	mA
I _{IK}	Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC})		±20	mA
I _{OK}	Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC})		±20	mA
T _{STG}	Storage Temperature		-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction Temperature Under Bias		±150	°C
$\theta_{\sf JA}$	w Y	C-20W /QFN20 QFN20 SOP-20	96 99 111 150	°C/W
P _D	, v	C-20W /QFN20 QFN20 SOP-20	1302 1256 1127 833	mW
MSL	Moisture Sensitivity		Level 1	-
F _R	Flammability Rating Oxygen Index: 2	28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 2) Human Bod Charged Device		>2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.
- 2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
МС74НС				
V _{CC}	DC Supply Voltage	2.0	6.0	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Note 3)	0	V _{CC}	V
T _A	Operating Free-Air Temperature	- 55	+125	°C
t _r , t _f	Input Rise or Fall Time $ \begin{array}{c} V_{CC} = 2.0 \ V \\ V_{CC} = 4.5 \ V \\ V_{CC} = 6.0 \ V \\ \end{array} $	0 0 0	1000 500 400	ns
МС74НСТ				
V _{CC}	DC Supply Voltage	4.5	5.5	V
V _{IN} , V _{OUT}	DC Input Voltage, DC Output Voltage (Note 3)	0	V _{CC}	V
T _A	Operating Free–Air Temperature	– 55	+125	°C
t _r , t _f	Input Rise or Fall Time	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (MC74HC244A)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	–55 to 25°C	≤ 85 °C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{OUT} \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V _{OH}	Minimum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$ \begin{array}{l} I_{OUT} \leq 2.4 \text{ mA} \\ I_{OUT} \leq 6.0 \text{ mA} \\ I_{OUT} \leq 7.8 \text{ mA} \end{array} $	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.2 3.7 5.2	
V _{OL}	Minimum Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \ \mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$ \begin{array}{l} I_{OUT} \leq 2.4 \text{ mA} \\ I_{OUT} \leq 6.0 \text{ mA} \\ I_{OUT} \leq 7.8 \text{ mA} \end{array} $	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.4 0.4 0.4	
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
I _{OZ}	Maximum Three-State Leakage Current	Output in High-Impedance State V _{IN} = V _{IL} or V _{IH} V _{OUT} = V _{CC} or GND	6.0	±0.5	±5.0	±10	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} = V _{CC} or GND	6.0	4.0	40	160	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (MC74HC244A)

			Gu	Guaranteed Limit		
Symbol	Parameter	V _{CC}	–55 to 25°C	≤ 85 °C	≤125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 2)	2.0 3.0 4.5 6.0	96 50 18 15	115 60 23 20	135 70 27 23	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Output Enable to YA or B to YB (Figures 1 and 2)	2.0 3.0 4.5 6.0	110 60 22 19	140 70 28 24	165 80 33 28	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Output Enable to YA or B to YB (Figures 1 and 2)	2.0 3.0 4.5 6.0	110 60 22 19	140 70 28 24	165 80 33 28	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 3.0 4.5 6.0	60 23 12 10	75 27 15 13	90 32 18 15	ns
C _{IN}	Maximum Input Capacitance	-	10	10	10	pF
C _{OUT}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF
			Ту	pical @ 25°	°C	
C _{PD}	Power Dissipation Capacitance (Per Enabled Output) (Note 4)	5.0		34		pF

^{4.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \times V_{CC}^2 \times f + I_{CC} \times V_{CC}$.

DC ELECTRICAL CHARACTERISTICS (MC74HCT244A)


				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	–55 to 25°C	≤ 85 °C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low-Level Input Voltage	V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
V _{OH}	Minimum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu\text{A}$	4.5 5.5 4.5	4.4 5.4 3.98	4.4 5.4 3.84	4.4 5.4 3.7	V
V _{OL}	Minimum Low–Level Output Voltage	$\begin{split} & I_{OUT} \leq 6.0 \text{ mA} \\ & V_{IN} = V_{IH} \text{ or } V_{IL} \\ & I_{OUT} \leq 20 \mu\text{A} \end{split}$	4.5 4.5 5.5	0.1 0.1	0.1 0.1	0.1	V
		$ I_{OUT} \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μΑ
l _{OZ}	Maximum Three-State Leakage Current	Output in High-Impedance State $V_{IN} = V_{IL}$ or V_{IH} $V_{OUT} = V_{CC}$ or GND	5.5	±0.5	±5.0	±10	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} = V _{CC} or GND	5.5	4.0	40	160	μΑ
Δl _{CC}	Additional Quiescent Supply Current (Note 5)	V_{IN} = 2.4 V, Any One Input; V_{IN} = V_{CC} or GND, Other Inputs; I_{OUT} = 0 μ A	5.5	≥ -55°C 2.9		.4	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Total Supply Current = $I_{CC} + \sum \Delta I_{CC}$.

AC ELECTRICAL CHARACTERISTICS (MC74HCT244A)

			Guaranteed Limit			
Symbol	Parameter	V _{CC} (V)	–55 to 25°C	≤ 85 °C	≤125°C	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 2)	4.5 – 5.5	20	25	30	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Output Enable to YA or B to YB (Figures 1 and 2)	4.5 – 5.5	26	33	39	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Output Enable to YA or B to YB (Figures 1 and 2)	4.5 – 5.5	22	28	33	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	4.5 – 5.5	12	15	18	ns
C _{IN}	Maximum Input Capacitance	-	10	10	10	pF
C _{OUT}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF
			T	ypical @ 25°	°C	



Switch Position	C_L	R_L
Open	50 pF	1 kΩ
V _{CC}		
GND		
	Open V _{CC}	Open 50 pF

Figure 1. Test Circuit




Figure 2. Switching Waveforms

3 V

MC74HCT244A

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, B1, B2, B3, B4 (Pins 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

Enable A, Enable B (Pins 1, 19)

Output enables (active-low). When a low level is applied to these pins, the outputs are enabled and the devices

function as noninverting buffers. When a high level is applied, the outputs assume the high impedance state.

OUTPUTS


1.3 V

YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (Pins 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output-enable pins, these outputs are either noninverting outputs or high-impedance outputs.

^{*}C_L Includes probe and jig capacitance

LOGIC DETAIL



ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MC74HC244ADWG	HC244A	SOIC-20 WIDE	38 Units / Rail
MC74HC244ADWR2G	HC244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HC244ADWR2G-Q*	HC244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HC244ADTG	HC 244A	TSSOP-20	75 Units / Rail
MC74HC244ADTR2G	HC 244A	TSSOP-20	2500 / Tape & Reel
MC74HC244ADTR2G-Q*	HC 244A	TSSOP-20	2500 / Tape & Reel
MC74HCT244ADWG	HCT244A	SOIC-20 WIDE	38 Units / Rail
MC74HCT244ADWR2G	HCT244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HCT244ADWR2G-Q*	HCT244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HCT244ADTR2G	HCT 244A	TSSOP-20	2500 / Tape & Reel
MC74HCT244ADTR2G-Q*	HCT 244A	TSSOP-20	2500 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable

PACKAGE DIMENSIONS

SOIC-20 WB CASE 751D-05 **ISSUE H**




NOTES:

- 1. 2.

- DITES:
 DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES
 PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
 PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE PROTRUSION
 SHALL BE 0.13 TOTAL IN EXCESS OF B
 DIMENSION AT MAXIMUM MATERIAL
 CONDITION.

	MILLIMETERS			
DIM	MIN MAX			
Α	2.35	2.65		
A1	0.10 0.25			
b	0.35	0.49		
C	0.23	0.32		
D	12.65	12.95		
E	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0°	7 °		

RECOMMENDED SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS


^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-20 WB

CASE 948E ISSUE D






- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION:
 MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION.

 - INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION.
 SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 - 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DETERMINED AT DATOMIT LAINE -W						
	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	6.40	6.60	0.252	0.260		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65 BSC		0.026	BSC		
Н	0.27	0.37	0.011	0.015		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40		0.252	BSC		
M	٥o	g٥	n٥	g٥		

SOLDERING FOOTPRINT



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Sho

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{\text{www.onsemi.com/design/resources/technical-documentation}}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales






SOIC-20 WB CASE 751D-05 **ISSUE H**

DATE 22 APR 2015






- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
b	0.35	0.49		
С	0.23	0.32		
D	12.65	12.95		
E	7.40	7.60		
е	1.27 BSC			
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
A	0 °	7 °		

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




TSSOP-20 WB CASE 948E ISSUE D

DATE 17 FEB 2016



- 7.06




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
- (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	٥°	gο	٥°	g °

GENERIC SOLDERING FOOTPRINT MARKING DIAGRAM*



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

DIMENSIONS: MILLIMETERS

0.65

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.36

16X

1.26

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales