#### MAX98372

## Digital Input Class D Amplifier with DHT and Brownout Protection

#### **General Description**

The MAX98372 is a high-efficiency, mono Class D audio amplifier featuring dynamic headroom tracking (DHT) and brownout protection. DHT automatically optimizes the headroom available to the Class D amplifier as the power supply voltage varies, due to sudden transients and declining battery life to maintain a consistent listening experience. A wide 5.5V to 18V supply range allows the device to reach 19W into an  $8\Omega$  load.

The MAX98372's flexible digital audio interface (DAI) supports I<sup>2</sup>S, left-justified, and TDM formats. The digital audio interface accepts 32kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz sample rates with 16-/24-/32-bit data supported for all data formats. In TDM mode, the device can support up to 16 channels of audio data. A unique clocking structure eliminates the need for an external MCLK signal that is typically needed for PCM communication. This reduces pin count and simplifies board layout.

Active emissions limiting with edge rate control minimizes EMI and eliminates the need for output filtering found in traditional Class D devices.

An 8-bit PVDD supply voltage ADC enables the dynamic headroom tracking circuit. DHT optimizes audio program peak behavior as the supply voltage varies and provides flexible user-defined parameters.

Thermal foldback protection ensures robust behavior when the thermal limits of the device are exercised. The circuit can be enabled to automatically reduce the output power above a user specified temperature. This allows for uninterrupted music playback even at high ambient temperatures. Traditional thermal protection is also available in addition to robust overcurrent protection.

All MAX98372 control is performed using a standard 2-wire, I<sup>2</sup>C interface. One of sixteen slave addresses can be selected through two, four-level address pins. The IC is available in a 0.4mm pitch, 30-bump WLP and 32-pin TQFN packages. It is specified over the extended, -40°C to +85°C temperature range.


#### **Applications**

- Tablets
- Notebook Computers
- Soundbars

#### **Benefits and Features**

- Wide Supply Range (5.5V to 18V)
- Dynamic Headroom Tracking Maintains a Consistent Listening Experience
- Integrated Thermal Foldback Allows Robust Operation in a WLP Package
- Remote Output Sensing Allows Up to 20dB THD+N Improvement When Ferrites Are Used
- Class D Edge Rate Control Enables Filterless Operation
- 110dB A-Weighted Dynamic Range
- Output Power at 1% THD+N:
  - 15.7W into 8Ω, V<sub>PVDD</sub> = 17V
  - 13.2W into 4Ω, V<sub>PVDD</sub> = 12V
- Output Power at 10% THD+N
  - 19W into 8Ω, V<sub>PVDD</sub> = 17V
  - 15.8W into 4Ω, V<sub>PVDD</sub> = 12V
- Speaker Amplifier Efficiency
  - 91% at 10W into 8Ω, V<sub>PVDD</sub> = 12V
  - 81% at 15W into 4Ω, V<sub>PVDD</sub> = 12V
- ALC Provides Battery Brownout Protection
- Extensive Click-and-Pop Suppression
- 30-Bump, 0.4mm WLP and 32-Pin TQFN Packages

#### **Simplified Block Diagram**



Ordering Information appears at end of data sheet.



#### **TABLE OF CONTENTS**

General Description	
Applications	
Benefits and Features	
Simplified Block Diagram	
Detailed Functional Diagram	
Absolute Maximum Ratings	
Package Thermal Characteristics	
Electrical Characteristics	
I <sup>2</sup> C Timing Characteristics	
Typical Operating Characteristics	
Bump/Pin Configurations	
Bump/Pin Description	
Detailed Description	
Interrupts	
Status	
State	
Flag	
Enable	
Clear	
Digital Audio Interface	
Interface Format	
Configuring the DAI Format	
Configuring the Digital Audio Input	
Digital Passband Filtering	
Biquad Filter	
Signal Path Delay	
PVDD ADC	
Digital Volume Control	
Output Voltage Scaling	
Dynamic Headroom Tracking	
DHT Ballistics	
Limiter	
Thermal ADC	
Thermal Protection	
Thermal Foldback	
Automatic Level Control (ALC)	

TABLE OF CONTENTS (continued)	
DOUT Operation and Data format	
Interchip Communication	
Multiamplifier Grouping	
Double Data Drive	
Class D Output Stage	
Ultra-Low EMI Filterless Output Stage	84
V <sub>DVDD</sub> and V <sub>PVDD</sub> UVLO	
Click-and-Pop Suppression	
Amplifier Current Limit	
Thermal Shutdown Recovery	
Output Sensing When Using Ferrites	87
Clocking Architecture	
Reset	
Hardware Reset	
Software Reset	89
I <sup>2</sup> C Serial Interface	89
Bit Transfer	89
START and STOP Conditions	89
Early Stop Conditions	
Slave Address	
Acknowledge	
Write Data Format	
Read Data Format	
I <sup>2</sup> C Slave Addresses	
Applications Information	
Layout and Grounding	
Startup Sequence	
Shutdown Sequence	
Typical Application Circuit	
Ordering Information	
Package Information	
Revision History	100

LIST OF FIGURES	
Figure 1. I <sup>2</sup> S Audio Interface Timing Diagram	. 14
Figure 2. Left-Justified Audio Interface Timing Diagram	. 14
Figure 3.TDM Audio Interface Timing Diagrams	. 14
Figure 4. I <sup>2</sup> C Interface Timing Diagram	. 16
Figure 5. I <sup>2</sup> S Digital Audio Format Examples	. 48
Figure 6. Left-Justified Digital Audio Format Examples	. 49
Figure 7. TDM Digital Audio Format Examples	. 50
Figure 8. Example of Dynamic Headroom Tracking in Mode 1 Operation	. 55
Figure 9. Example of Dynamic Headroom Tracking in Mode 2 Operation with a High RP	56
Figure 10. Example of Dynamic Headroom Tracking in Mode 2 Operation with a Low RP	57
Figure 11. Example of Dynamic Headroom Tracking in Mode 3a Operation	58
Figure 12. Example of Dynamic Headroom Tracking in Mode 3b Operation	. 59
Figure 13. Example of Dynamic Headroom Tracking in Mode 3b with Limiter	. 60
Figure 14. Dynamic Headroom Tracking Attack Functionality	. 61
Figure 15. Thermal Foldback Performance	. 66
Figure 16. ALC Example 1: Battery Drops Below Brownout Threshold and Quickly Recovers	. 67
Figure 17. ALC Example 2: Battery Drops Below Brownout Threshold and Stays Low	. 68
Figure 18. ALC Example 3: Battery Drops Below Brownout Threshold and Stays Long Enough for the Amp to M (Non-Infinite Hold Time)	
Figure 19. ALC Example 4: Battery Drops Below Brownout Threshold and Stays Long Enough for the Amp to M	
(Infinite Hold Time)	
Figure 20. ALC Example 5: Immediate Attenuation	. 71
Figure 21. DOUT Data Structure	. 75
Figure 22. Single Data Drive	. 77
Figure 23. Double Data Drive illustration	. 77
Figure 24. EMI Plot 1: 12in, $8\Omega$ , 16V, $\frac{1}{2}$ Power, No Ferrite Bead, Edge Rate +15%	
Figure 25. EMI Plot 2: 12in, $4\Omega$ , 16V, $\frac{1}{2}$ Power, No Ferrite Bead, Edge Rate +15%	
Figure 26. EMI Plot 3: 12in, $8\Omega$ , 16V, $1/2$ Power, Ferrite Bead	
Figure 27. EMI Plot 4: 12in, $4\Omega$ , 16V, $\frac{1}{2}$ Power, Ferrite Bead	. 85
Figure 28. Typical Application Circuit with Ferrites Beads Used	. 87
Figure 29. THD Performance Improvement Enabled by Remote Sensing	. 87
Figure 30. START, STOP, and REPEATED START Conditions	. 89
Figure 31. Acknowledge	. 90
Figure 32. Writing One Byte of Data to the MAX98372	
Figure 33. n-Bytes of Data to the MAX98372	. 90
Figure 34. Reading One Byte of Data from the MAX98372	. 91
Figure 35. Reading n-Bytes of Data from the MAX98372	. 91
Figure 36. MAX98372+ WLP Ball Dimensions	. 93


LIST OF TABLES	
Table 1. MAX98372 Control Register Map	26
Table 2. Interrupt Sources	31
Table 3. Interrupt Registers	32
Table 4. Supported Sample Rates	44
Table 5. Supported BCLK Rates in Slave Mode	44
Table 6. Configuration for Digital Audio Interface Format	45
Table 7. PCM Receive Channel Enables	46
Table 8. TDM Channel Selection for Mono Replay	48
Table 9. Digital Highpass Filter	51
Table 10. Biquad Filter Coefficient Registers	52
Table 11. Signal Path Delay	52
Table 12. PVDD Measurement ADC	53
Table 13. Digital Volume Ramping and Digital Volume	53
Table 14. Digital Gain Settings and Output Voltage Scaling	54
Table 15. Speaker Gain Minimum Voltage	57
Table 16. Dynamic Headroom Tracking Attack Settings	62
Table 17. Dynamic Headroom Tracking Release Settings	63
Table 18. Dynamic Gain Enables	63
Table 19. Limiter Threshold Select	63
Table 20. Manual Limiter Threshold Settings	64
Table 21. Limiter Threshold	64
Table 22. Limiter Attack and Release Settings	65
Table 23. Thermal ADC Measurements	65
Table 24. Thermal Foldback Settings	66
Table 25. Thermal Foldback Enable	
Table 26. ALC Threshold	72
Table 27. ALC Attack	
Table 28. ALC Attenuation and Release	
Table 29. ALC Infinite Hold Release	
Table 30. ALC Configuration	
Table 31. DHT INFO	
Table 33. Thermal and DHT Link Enables	
Table 32. THERM INFO	
Table 34. InterChip Communication Configuration	
Table 35. DOUT Double Data Drive Mode	
Table 36. DOUT DHT Receive Channel Configuration	78
Table 37 DOUT Thermal Foldback Receive Channel Configuration	79

### MAX98372

# Digital Input Class D Amplifier with DHT and Brownout Protection

LIST OF TABLES (CONTINUED)           able 38. DOUT Transmit Channel Configuration         80           able 39. DOUT ALC Receive Channel Configuration         81           able 40. Extra BCLK Cycle Configuration         82           able 41. Manual High-Impedance Mode Configuration         82           able 42. Speaker Configuration         83           able 43. Spread-Spectrum Modulation Configuration         86           able 44. Clock Monitor Configuration         88           able 45. Reset Register         88           able 46. Global Enable Register         88           able 47. ADDR I <sup>2</sup> C Address Select         92				
Table 38. DOUT Transmit Channel Configuration				
Table 39. DOUT ALC Receive Channel Configuration	81			
Table 40. Extra BCLK Cycle Configuration	82			
Table 41. Manual High-Impedance Mode Configuration	82			
Table 42. Speaker Configuration	83			
Table 43. Spread-Spectrum Modulation Configuration	86			
Table 44. Clock Monitor Configuration	88			
Table 45. Reset Register	88			
Table 46. Global Enable Register	88			
Table 47. ADDR I <sup>2</sup> C Address Select	92			
Table 48. Recommended External Components	93			

### **Detailed Functional Diagram**



#### **Absolute Maximum Ratings**

PVDD to PGND0.3V to +20V	Short-Circuit Duration
OUT_ to PGND0.3V to (V <sub>PVDD</sub> + 0.3V)	Between OUTP, OUTN and PGND or PVDDContinuous
V <sub>REFC</sub> to AGND0.3V to +2.2V	Between OUTP and OUTNContinuous
DVDD to DGND0.3V to +2.2V	Continuous Power Dissipation (T <sub>A</sub> = +70°C) for Multilayer Board
SDA, SCL, ADDR_, IRQ to DGND0.3V to +2.2V	(derate 27mW/°C above +70°C for WLP)2.16W
BCLK, LRCLK, DIN,	(derate 34.5mW/°C above +70°C for TQFN)2.76W
RESET to DGND0.3V to (V <sub>DVDD</sub> + 0.3V)	Junction Temperature+150°C
AGND, DGND to PGND0.1V to +0.1V	Operating Temperature Range40°C to +85°C
	Storage Temperature Range65°C to +150°C
	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Thermal Characteristics (Note 1)**

WLP Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )......+37°C/W Junction-to-Board Thermal Resistance ( $\theta_{JB}$ )......+33°C/W Junction-to-Board Thermal Resistance ( $\theta_{JB}$ )......+19.3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

 $(V_{PVDD} = 12V, V_{DVDD} = V_{\overline{RESET}} = 1.8V, V_{GND} = 0V, C_{PVDD} = 1x\ 220\mu F, 2x\ 10\mu F, 2x\ 0.1\mu F, C_{REFC} = 1\mu F, C_{DVDD} = 1\mu F, Z_{SPK} = open, AC$  measurement bandwidth 20Hz to 22kHz,  $f_S = 48kHz$ , 24-bit data,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITION	CONDITION		TYP	MAX	UNITS
Power-Supply Voltage	V <sub>PVDD</sub>			5.5		18	V
Range	V <sub>DVDD</sub>			1.14		1.98	\ \
V <sub>REFC</sub> Regulator Output	V <sub>REFC</sub>				2.0		V
PVDD Undervoltage Lockout	PVDD UVLO			3.65	4.3	4.75	V
DVDD Undervoltage Lockout	DVDD UVLO				0.75		V
Outroped Comment		SPK_SWCLK = 0	472kHz		9	12	mA
Quiescent Current	IQ_PVDD	SPK_SWCLK = 1	330kHz		7		T MA
Quiescent Current	I <sub>Q_DVDD</sub>				2	2.6	mA
Software Shutdown		All DAI pins pulled low,	I <sub>PVDD</sub>			10	
Supply Current	ISHDN_SW	T <sub>A</sub> = +25°C	I <sub>DVDD</sub>			10	- μA
Hardware Shutdown	1	$V_{\overline{RESET}} = 0V,$	I <sub>PVDD</sub>			5	
Supply Current	ISHDN_HW	T <sub>A</sub> = +25°C	I <sub>DVDD</sub>			1	μA
Turn-On Time		From SW_EN bit set to	Volume ramping disabled		10		
Turn-On Time	ton	full operation	Volume ramping enabled		30		ms
T 0"T		From SW EN bit cleared	Volume ramping disabled		10		ma
Turn-Off Time	tOFF	to shutdown	Volume ramping enabled		30		ms

### **Electrical Characteristics (continued)**

 $(V_{PVDD}$  = 12V,  $V_{DVDD}$  =  $V_{\overline{RESET}}$  = 1.8V,  $V_{GND}$  = 0V,  $C_{PVDD}$  = 1x 220 $\mu$ F, 2x 10 $\mu$ F, 2x 0.1 $\mu$ F,  $C_{REFC}$  = 1 $\mu$ F,  $C_{DVDD}$  = 1 $\mu$ F,  $Z_{SPK}$  = open, AC measurement bandwidth 20Hz to 22kHz,  $f_S$  = 48kHz, 24-bit data,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNITS
DIGITAL FILTER CHARAC	TERISICS (LF	RCLK < 50kHz) (Note 5)					
		Ripple limit cutoff		0.43 x f <sub>S</sub>			
Passband Cutoff	$f_PLP$	-3dB cutoff		0.47 x f <sub>S</sub>			Hz
		-6.02dB cutoff		0.5 x f <sub>S</sub>			
Passband Ripple		f < f <sub>PLP</sub>		-0.1		+0.1	dB
Stopband Cutoff	f <sub>SLP</sub>					0.58 x f <sub>S</sub>	Hz
Stopband Attenuation		f > f <sub>SLP</sub>		60			dB
DIGITAL FILTER CHARAC	TERISICS (LF	RCLK > 50kHz) (Note 5)		-			
	,	Ripple limit cutoff		0.24 x f <sub>S</sub>			
Passband Cutoff	f <sub>PLP</sub>	-3dB cutoff					Hz
Passband Ripple		f < f <sub>PLP</sub>		-0.1		+0.1	dB
Stopband Cutoff	f <sub>SLP</sub>					0.417 x f <sub>S</sub>	Hz
Stopband Attenuation		f > f <sub>SLP</sub>	60			dB	
DIGITAL HIGHPASS FILTE	R CHARACT	ERISTICS		'			
DC Attenuation (Note 5)				80			dB
DC Blocking Cutoff Frequency (Note 5)		Across all sample rates	DACHPF = 0x1			2	Hz
			DACHPF = 0x2		50		
			DACHPF = 0x3		100		
Highpass Cutoff Frequency		Across all sample rates	DACHPF = 0x4		200		Hz
requericy			DACHPF = 0x5		400		
			DACHPF = 0x6		800		
SPEAKER AMPLIFIER ELI	ECTRICAL CH	IARACTERISTICS					
DIGITAL VOLUME CONTR	OL						
Digital Volume (max)		DVOL[6:0] = 0x00			0		dB
Digital Volume (min)		DVOL[6:0] = 0x7E			-63		dB
Volume Control Step Size					0.5		dB
Output Offset Voltage	VOS	T <sub>A</sub> = +25°C			±1	±5	mV
Click-and-Pop Level	K <sub>CP</sub>	Peak voltage, T <sub>A</sub> = +25°C, A-weighted, 32 samples per second,	Into shutdown		-66		dBV
		32 samples per second, digital audio inputs have zero-code input	Out of shutdown		-60		

### **Electrical Characteristics (continued)**

 $(V_{PVDD}$  = 12V,  $V_{DVDD}$  =  $V_{\overline{RESET}}$  = 1.8V,  $V_{GND}$  = 0V,  $C_{PVDD}$  = 1x 220 $\mu$ F, 2x 10 $\mu$ F, 2x 0.1 $\mu$ F,  $C_{REFC}$  = 1 $\mu$ F,  $C_{DVDD}$  = 1 $\mu$ F,  $Z_{SPK}$  = open, AC measurement bandwidth 20Hz to 22kHz,  $f_S$  = 48kHz, 24-bit data,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ON	MIN	TYP	MAX	UNITS	
Dynamic Range	DR	V <sub>PVDD</sub> = 17V, Z <sub>L</sub> = 8Ω + 33μH, measured using the EIAJ method, -60dBFS 1kHz output signal, referenced to 1% output power	A-weighted		110		dB	
Integrated Output Noise	- Avi	$Z_{\rm I} = 8\Omega + 33\mu H$	A-weighted		35		μV <sub>RMS</sub>	
micgrated Output Noise	e <sub>N</sub>	Σ[ - 022 · 00μ11	Unweighted		72		PYRMS	
			$Z_L = 8\Omega + 33\mu H$		8.2			
Outrast Davier		THD+N ≤ 1%, f = 1kHz	$Z_L = 8\Omega + 33\mu H,$ $V_{PVDD} = 17V$		15.7			
			$Z_L = 4\Omega + 33\mu H$		13.2		10/	
Output Power	Pout		$Z_{L} = 8\Omega + 33\mu H$		10.2		W	
		THD+N ≤ 10%, f = 1kHz	$Z_{L} = 8\Omega + 33\mu H,$ $V_{PVDD} = 17V$		19			
			$Z_{L} = 4\Omega + 33\mu H$		15.8			
Efficiency	η <sub>SPK</sub>	f = 1kHz	$P_{OUT} = 10W,$ $Z_{L} = 8\Omega + 33\mu H$		91			
			$P_{OUT}$ = 15W, $Z_L$ = 4Ω + 33μH		81		<del>-</del> %	
		f = 1kHz	$P_{OUT} = 4W,$ $Z_L = 8\Omega + 33\mu H$		0.02		%	
Total Harmonic Distortion	TUDAN		$P_{OUT} = 8W,$ $Z_L = 4\Omega + 33\mu H$		0.03			
+ Noise	THD+N	f = Up to 6kHz	$P_{OUT} = 4W,$ $Z_L = 8\Omega + 33\mu H$		0.1			
			$P_{OUT}$ = 8W, $Z_L$ = 4Ω + 33μH		0.2			
Maximum Frequency Response Deviation		Maximum deviation above a reference	and below 1kHz		0.2		dB	
Gain Error	A <sub>VERROR</sub>	f = 1kHz, V <sub>O</sub> = 2.828V <sub>RMS</sub>		-0.5		+0.5	dB	
Maximum Channel-to- Channel Phase Error (Note 3)			Output phase shift between multiple devices from 20Hz to 20kHz, across all sample rates		1		deg	
		V <sub>PVDD</sub> = 5.5V to 18V			85			
PVDD Power-Supply Rejection Ratio	PSRR	$f = 20$ Hz to $10$ kHz, $V_{RIPPLE} = 100$ m $V_{P-P}$			75		dB	
Nejection Natio		$f = 10kHz \text{ to } 20kHz, V_{RIPPLE} = 100mV_{P-P}$				60		1

### **Electrical Characteristics (continued)**

 $(V_{PVDD}$  = 12V,  $V_{DVDD}$  =  $V_{\overline{RESET}}$  = 1.8V,  $V_{GND}$  = 0V,  $C_{PVDD}$  = 1x 220 $\mu$ F, 2x 10 $\mu$ F, 2x 0.1 $\mu$ F,  $C_{REFC}$  = 1 $\mu$ F,  $C_{DVDD}$  = 1 $\mu$ F,  $Z_{SPK}$  = open, AC measurement bandwidth 20Hz to 22kHz,  $f_S$  = 48kHz, 24-bit data,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITION	ON	MIN	TYP	MAX	UNITS
DVDD Power-Supply Rejection Ratio	PSRR	f = 1kHz, V <sub>RIPPLE</sub> = 50mV	f = 1kHz, V <sub>RIPPLE</sub> = 50mV <sub>P-P</sub>		100		
Output Switching	£.	Constant across all	SPK_SWCLK = 0		472		kHz
Frequency	f <sub>S</sub>	sample rates	SPK_SWCLK = 1		330		kHz
Output Stage On-Resistance	R <sub>ON</sub>	PMOS + NMOS			0.425		Ω
Current Limit	I <sub>LIM</sub>	$Z_L$ = 8Ω + 33μH or $Z_L$ = 4Ω package	+ 33μH, TQFN	4.5	6.0		A
		$Z_L = 8\Omega + 33\mu H \text{ or } Z_L = 4\Omega$	+ 33µH, WLP	5.0	6.0		
Spread-Spectrum		CCM MODINDEY-0-04	SPK_SWCLK = 0		±32.4		kHz
Bandwidth		SSM_MODINDEX=0x01	SPK_SWCLK = 1		±15.4		kHz
AUTOMATIC LEVEL CONT	ROL (ALC)						
Brownout Response Time		From PVDD minimum thre audio attenuation	eshold event to		12		μs
Brownout Voltage		2-cell mode (ALC_RANGE = 0)		5.5		7.3	V
Threshold Range		3-cell mode (ALC_RANGE = 1)		7.8		10.95	V
Brownout Voltage Threshold Accuracy		All brownout voltage thres	hold settings	-2.5	±1	+2.5	%
THERMAL FOLDBACK							
Attack Time					10		μs
		THRM_SLOPE[1:0] = 0x0			0.5		
Attenuation Slope		THRM_SLOPE[1:0] = 0x1			1		dB/°C
		THRM_SLOPE[1:0] = 0x2			2		
Max Attenuation					12		dB
Release Time		THRM_REL[1:0] = 0x0			3		ms/dB
Treicase Time		THRM_REL[1:0] = 0x3			300		1113/415
THERMAL SHUTDOWN							
Trigger Point		(Note 3)		140	150	160	°C
Hysteresis					20		°C
PVDD ADC ELECTRICAL	CHARACTER	ISTICS					
Resolution					8		Bits
Absolute Error					1.2		LSB
ADC Voltage Range				5.35		18.15	V
ADC Lowpass Filter Cutoff Frequency		-3dB limit			0.0875 x f <sub>S</sub>		Hz

#### **Electrical Characteristics (continued)**

 $(V_{PVDD} = 12V, V_{DVDD} = V_{\overline{RESET}} = 1.8V, V_{GND} = 0V, C_{PVDD} = 1x\ 220\mu F, 2x\ 10\mu F, 2x\ 0.1\mu F, C_{REFC} = 1\mu F, C_{DVDD} = 1\mu F, Z_{SPK} = open, AC$  measurement bandwidth 20Hz to 22kHz,  $f_S = 48kHz$ , 24-bit data,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
ADC Lowpass Filter Stopband Frequency		-40dB limit		0.167 x f <sub>S</sub>		Hz
		PVDD_ADC_BW[1:0] = 0x1		2		
ADC Programmable Lowpass Filter		PVDD_ADC_BW[1:0] = 0x2		20		Hz
Lowpass Filter		PVDD_ADC_BW[1:0] = 0x3		200		
DIGITAL I/O CHARACTER	ISTICS		·			
DIN, BCLK, LRCLK, ADDI	R_, RESET					
Input Voltage High	V <sub>IH</sub>		0.7 x V <sub>DVDD</sub>			V
Input Voltage Low	V <sub>IL</sub>				0.3 x V <sub>DVDD</sub>	V
Input Leakage Current	I <sub>IH</sub> , I <sub>IL</sub>		-1		+1	μA
Input Capacitance	C <sub>IN</sub>			3		pF
INPUT (SDA, SCL)						
Input Voltage High	V <sub>IH</sub>		0.7 x V <sub>DVDD</sub>			V
Input Voltage Low	V <sub>IL</sub>				0.3 x V <sub>DVDD</sub>	V
Input Hysteresis	V <sub>HYS</sub>			200		mV
Input Capacitance	C <sub>IN</sub>			3		pF
Input Leakage Current	I <sub>IH</sub> , I <sub>IL</sub>	T <sub>A</sub> = +25°C, input high	-1		+1	μA
OUTPUT (SDA, IRQ)						
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA			0.4	V
Output Current	I <sub>OL</sub>			13		mA
DIGITAL AUDIO INTERFA	CE TIMING C	HARACTERISTICS	·			
GLOBAL						
LRCLK Frequency Range	fLRCLK	All DAI operating modes	32		96	kHz
				16		
Word Length		All DAI operating modes		24		bits
				32		
BCLK Duty Cycle			45		55	%

### **Electrical Characteristics (continued)**

 $(V_{PVDD} = 12V, V_{DVDD} = V_{\overline{RESET}} = 1.8V, V_{GND} = 0V, C_{PVDD} = 1x\ 220\mu F, 2x\ 10\mu F, 2x\ 0.1\mu F, C_{REFC} = 1\mu F, C_{DVDD} = 1\mu F, Z_{SPK} = open, AC$  measurement bandwidth 20Hz to 22kHz,  $f_S = 48kHz$ , 24-bit data,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CON	DITION	MIN	TYP	MAX	UNITS
Maximum BCLK/LRCLK		Maximum jitter with	RMS jitter below 40kHz		0.5		
Input Jitter		minimal performance degradation	RMS jitter above 40kHz		0.9		ns
PCM MODE (I <sup>2</sup> C, LEFT-JU	STIFIED)	•					
LRCLK Duty Cycle				45		55	%
LRCLK to BCLK Active Edge Setup Time	t <sub>SYNCSET</sub>			10			ns
LRCLK to BCLK Active Edge Hold Time	tsynchold			10			ns
DIN to BCLK Active Edge Setup Time	tSETUP			10			ns
DIN to BCLK Active Edge Hold Time	tHOLD			10			ns
BCLK Period (Note 3)	t <sub>BCLK</sub>			160			ns
						6.25	
BCLK Frequency	f <sub>BCLK</sub>				f <sub>S</sub> x 32		   MHz
(Note 3)	BCLK				f <sub>S</sub> x 48		1011 12
					f <sub>S</sub> x 64		
TDM MODE							
LRCLK Pulse Width	PW <sub>LRCLK</sub>	Measured in number of	of BCLK cycles			511	cycles
DIN Frame Delay after LRCLK Edge		Measured in number of	of BCLK cycles	0		1	cycles
BCLK Period (Note 3)	t <sub>BCLK</sub>			20			ns
BCLK Frequency (Note 3)	fBCLK	All TDM operating mod	des			50	MHz




Figure 1. I<sup>2</sup>S Audio Interface Timing Diagram




Figure 2. Left-Justified Audio Interface Timing Diagram




Figure 3.TDM Audio Interface Timing Diagrams

### I<sup>2</sup>C Timing Characteristics

 $(V_{PVDD} = 12V, V_{DVDD} = V_{\overline{RESET}} = 1.8V, V_{GND} = 0V, C_{PVDD} = 1x \ 220 \mu F, 2x \ 10 \mu F, 2x \ 0.1 \mu F, CV_{REFC} = 1 \mu F, C_{DVDD} = 1 \mu F, Z_{SPK} = open, 2x \ 10 \mu F, 2x \$ AC measurement bandwidth 20Hz to 22kHz,  $f_S$  = 48kHz, 24-bit data,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless, otherwise noted. Typical values are at  $T_A = +25^{\circ}C.$ ) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C TIMING CHARACTERISTIC	cs					
Serial Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>		1.3			μs
Hold Time (Repeated) START Condition	<sup>t</sup> HD,STA		0.6			μs
SCL Pulse-Width Low	t <sub>LOW</sub>		1.3			μs
SCL Pulse-Width High	tHIGH		0.6			μs
Setup Time for a Repeated START Condition	<sup>t</sup> su,sta		0.6			μs
Data Hold Time	t <sub>HD,DAT</sub>		0		900	ns
Data Setup Time	t <sub>SU,DAT</sub>		100			ns
SDA and SCL Receiving Rise Time (Note 4)	t <sub>R</sub>		20 + 0.1C <sub>B</sub>		300	ns
SDA and SCL Receiving Fall Time (Note 4)	t <sub>F</sub>		20 + 0.1C <sub>B</sub>		300	ns
SDA Transmitting Fall Time	t <sub>F</sub>		20		250	ns
Setup Time for STOP Condition	tsu,sto		0.6			μs
Bus Capacitance	C <sub>B</sub>				400	pF
Pulse Width of Suppressed Spike	t <sub>SP</sub>		0		50	ns

Note 2: 100% production tested at  $T_A$  = +25°C. Specifications over temperature limits are guaranteed by design. Note 3: Minimums and/or maximum limits shown are design targets and not 100% production tested.

Note 4: CB in pF.

Note 5: Digital filter performance is invariant over temperature and production tested at  $T_A = +25$ °C.

Maxim Integrated | 15 www.maximintegrated.com







Figure 4. I<sup>2</sup>C Interface Timing Diagram


#### **Typical Operating Characteristics**

 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B (20.5dB), f_{BCLK} = 3.072MHz, f_{LRCLK} = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$ 











### **Typical Operating Characteristics (continued)**


 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B (20.5dB), f_{BCLK} = 3.072MHz, f_{LRCLK} = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$ 





### **Typical Operating Characteristics (continued)**


 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B (20.5dB), f_{BCLK} = 3.072MHz, f_{LRCLK} = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$ 



























#### **Typical Operating Characteristics (continued)**


 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B \ (20.5dB), \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ speaker \ loads \ (Z_{SPK}) \ connected \ between \ OUTP \ and \ OUTN, \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25^{\circ}C.)$ 



























#### **Typical Operating Characteristics (continued)**


 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B \ (20.5dB), \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ speaker \ loads \ (Z_{SPK}) \ connected \ between \ OUTP \ and \ OUTN, \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25^{\circ}C.)$ 



























#### **Typical Operating Characteristics (continued)**


 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B \ (20.5dB), \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ speaker \ loads \ (Z_{SPK}) \ connected \ between \ OUTP \ and \ OUTN, T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25^{\circ}C.)$ 



























#### **Typical Operating Characteristics (continued)**


 $(V_{PVDD} = 12V, V_{DVDD} = 1.8V, V_{GND} = 0V, SPK\_GAIN\_MAX = 0x0B \ (20.5dB), \ f_{BCLK} = 3.072MHz, \ f_{LRCLK} = 48kHz, \ speaker \ loads \ (Z_{SPK}) \ connected \ between \ OUTP \ and \ OUTN, T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25^{\circ}C.)$ 



















### **Bump/Pin Configurations**



### **Bump/Pin Configurations (continued)**



### **Bump/Pin Description**

PIN	N		SUPPLY	
WLP	TQFN	NAME	RAIL	FUNCTION
A1	9	OUTNSNS	PVDD	Negative Speaker Amplifier Output Sense. If not used, connect to OUTN.
A2, A3 E2, E3	10-12, 28-30	PVDD	_	Speaker Amplifier Power Supply. Bypass each bump pair to PGND with a $10\mu F$ and a $0.1\mu F$ , and a single $220\mu F$ per device.
A4	15	DVDD	_	Digital Core, Digital Audio Interface, and I $^2$ C Control Power Supply. Bypass to DGND with a 1 $\mu$ F.
A5	16	ADDR1	DVDD	Four-Level I <sup>2</sup> C Slave Address Select Input. See the <i>Slave Address Selection</i> section for additional information (Table 40).
A6	17	SCL	DVDD	I <sup>2</sup> C Control Clock Input
B1, B2	6-8	OUTN	PVDD	Negative Speaker Amplifier Output
B3, C1–C3, D3	3-5	PGND	_	Speaker Amplifier Ground
B4	14	DGND	_	Digital Ground
B5	18	ADDR0	DVDD	Four-Level I <sup>2</sup> C Slave Address Select Input. See the <i>Slave Address Selection</i> section for additional information (Table 40).
B6	19	SDA	DVDD	I <sup>2</sup> C Control Data Input/Output
C4, D4	27, 13	AGND	_	Analog Ground
C5	20	DOUT	DVDD	Bidirectional ICC Link Data
C6	21	LRCLK	DVDD	DAI Left/Right Clock Input. LRCLK is the audio sample rate clock and determines whether audio data is routed to the left or right channel. In TDM mode, LRCLK is a frame sync pulse with programmable width.
D1, D2	1-2, 32	OUTP	PVDD	Positive Speaker Amplifier Output
D5	22	ĪRQ	DVDD	Hardware Interrupt Output. $\overline{\mbox{IRQ}}$ can be programmed to pull low when individual bits in the flag registers change value. Connect a $10k\Omega$ pullup resistor for full output swing.
D6	23	DIN	DVDD	DAI Audio Data Input
E1	31	OUTPSNS	PVDD	Positive Speaker Amplifier Output Sense. If not used, connect to OUTP.
E4	26	V <sub>REFC</sub>	PVDD	Internal Regulator Decoupling Point. Bypass to AGND with a 1µF.
E5	25	RESET	DVDD	Active-Low Hardware Reset. Drive low to place the device into low power reset mode and reset the device registers to their power-on-reset (POR) states.
E6	24	BCLK	DVDD	DAI Bit Clock Input
_		EP	_	Exposed Pad. Connect exposed thermal pad to AGND.

#### **Detailed Description**

The MAX98372 is a high-efficiency mono Class D audio amplifier that features thermal foldback protection and ADCs for sensing battery supply voltage and onboard temperature.

The MAX98372 can operate over a wide range of supply voltage (PVDD), and has extensive on-board digital signal processing to enable dynamic headroom tracking (DHT). This feature automatically adjusts the output signal to fit into the available supply voltage range. The DHT can be completely bypassed for operation with fixed, regulated supply voltages.

The MAX98372 provides automatic level control (ALC) for battery brownout protection. This is achieved by reducing amplifier gain when the battery voltage drops below the selected threshold. ALC threshold, maximum attenuation, and attack/release rates are programmable.

Active emissions limiting edge rate and overshoot control circuitry, together with Class D modulation, minimize the electromagnetic interference (EMI) traditionally associated with Class D amplifiers. In systems that use less than 18in of speaker cable, an output filter is unnecessary to meet standard EMI limits.

Two ADCs monitor PVDD supply voltage and die temperature. The PVDD supply voltage value can be read using the I<sup>2</sup>C interface. The temperature ADC can

be read back through I<sup>2</sup>C, however, accurate readings only occur after the die temperature exceeds +100°C.

The DAI supports I<sup>2</sup>S, left-justified, and TDM formatted data at the following sample rates: 32kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz. Audio bit depths of 16, 24, and 32 bits are supported for input data. The DAI operates from BCLK to allow the device to function without MCLK.

Thermal foldback allows the device to smoothly attenuate the audio output in an effort to prevent destructive thermal behavior. Above a set threshold, the gain of the replay path reduces at a (user programmable) dB/°C rate to a 12dB maximum attenuation. Thermal monitoring capabilities alert the host when die temperature has triggered the thermal foldback circuit, or is approaching the maximum operating temperature. If maximum die temperature is exceeded, the device shuts down to protect itself. Short-circuit protection ensures that accidental shorts or high-current events do not cause damage to the IC.

Device status is communicated to the host through a hardware interrupt ( $\overline{IRQ}$ ) and status registers accessible through the I<sup>2</sup>C interface.

The MAX98372 is fully programmable through the I<sup>2</sup>C interface. ADDR0, ADDR1 connections select one of sixteen I<sup>2</sup>C slave addresses. Shutdown mode is directly controlled through the I<sup>2</sup>C interface, or a hardware shutdown can be asserted through the RESET pin.

**Table 1. MAX98372 Control Register Map** 

REGIS	STER DESCRIPTI	ON				REGISTER	CONTENTS	3			POR
ADDR	NAME	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT2	BIT1	BIT 0	STATE
INTERF	RUPTS										
<u>0x01</u>	INTERRUPT STATUS 0	R	1		THRMFB_ STATUS	_	THRM WRN_ STATUS	_	THRM SHDN_ STATUS	_	0x00
<u>0x02</u>	INTERRUPT STATUS 1	R	_	ICCOVC_ STATUS	LMTRACT_ STATUS	INVAL SLOT_ STATUS	DHTACT_ STATUS	SPK CURNT_ STATUS	PVDD OVFL_ STATUS	PVDD UVLO_ STATUS	0x01
<u>0x03</u>	INTERRUPT STATE 0	R	1		THRMFB_ END_ STATE	THRMFB_ BGN_ STATE	THRM WRN_END _STATE	THRM WRN_BGN _STATE	THRM SHDN_END _STATE	THRM SHDN_BGN _STATE	0x00
<u>0x04</u>	INTERRUPT STATE 1	R	_	ICCOVC_ STATE	LMTRACT_ STATE	INVAL SLOT_ STATE	DHTACT_ STATE	SPK CURNT_ STATE	PVDD OVFL_ STATE	PVDD UVLO_ STATE	0x00
<u>0x05</u>	INTERRUPT FLAG 0	R/W	_	_	THRMFB_ END_FLAG	THRMFB_ BGN_ FLAG	THRM WRN_END_ FLAG	THRM WRN_BGN _FLAG	THRM SHDN_ END_FLAG	THRM SHDN_ BGN_ FLAG	0x00

Table 1. MAX98372 Control Register Map (continued)

REGI	STER DESCRIPTION	ON				REGISTER	CONTENTS	3			POR
ADDR	NAME	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT2	BIT1	BIT 0	STATE
<u>0x06</u>	INTERRUPT FLAG 1	R/W	_	ICCOVC_ FLAG	LMTRACT_ FLAG	INVAL SLOT_ FLAG	DHTACT_ FLAG	SPK CURNT_ FLAG	PVDD OVFL_ FLAG	PVDD UVLO_ FLAG	0x00
<u>0x07</u>	INTERRUPT ENABLES 0	R/W	_	_	THRMFB_ END_ EN	THRMFB_ BGN_ EN	THRM WRN_ END_EN	THRM WRN_ BGN_EN	THRM SHDN_ END_EN	THRM SHDN_ BGN_EN	0x00
<u>0x08</u>	INTERRUPT ENABLES 1	R/W	-	ICCOVC_ EN	LMTRACT_ EN	INVAL SLOT_EN	DHTACT_ EN	SPK CURNT_ EN	PVDD OVFL_EN	PVDD UVLO_EN	0x00
<u>0x09</u>	INTERRUPT CLEARS 0	W	-	_	THRMFB_ END_CLR	THRMFB_ BGN_ CLR	THRM WRN_ END_CLR	THRM WRN_ BGN_CLR	THRM SHDN_ END_CLR	THRM SHDN_ BGN_ CLR	0x00
<u>0x0A</u>	INTERRUPT CLEARS 1	W	_	ICCOVC_ CLR	LMTRACT_ CLR	INVAL SLOT_ CLR	DHTACT_ CLR	SPK CURNT_CLR	PVDD OVFL_CLR	PVDD UVLO_CLR	0x00
<u>0x0B</u>	Live Status 1	R	_	_	_	_	ALCINFH_ STATUS	ALCACT_ STATUS	ALCMUT_ STATUS	_	0x00
<u>0x0C</u>	State 1	R	_	_	_	_	ALCINFH_ STATE	ALCACT_ STATE	ALCMUT_ STATE	_	0x00
0x0D	Flag 1	R	_	_	_	_	ALCINFH_ FLAG	ALCACT_ FLAG	ALCMUT_ FLAG	_	0x00
0x0E	IRQ Enable 1	R/W	_	_	_	_	ALCINFH_ EN	ALCACT_EN	ALCMUT_EN	_	0x00
0x0F	IRQ Clear 1	W	_	_	_	_	ALCINFH_ CLR	ALCACT_ CLR	ALCMUT_ CLR	_	0x00
PCM C	ONFIGURATION										
<u>0x10</u>	PCM CLOCK SETUP	R/W	_	_	_	_		BSEL	_[3:0]		0x02
<u>0x11</u>	PCM SAMPLE RATE SETUP	R/W	_	_	_	_		SPK_S	R[3:0]		0x08
<u>0X14</u>	PCM MODE CONFIG	R/W	CHAN	SZ[1:0]		FORMAT[2:0]		BCLEDGE	CHANSEL	_	0x80
<u>0x15</u>	PCM RX ENABLES A	R/W	RX_ CH7_EN	RX_ CH6_EN	RX_ CH5_EN	RX_ CH4_EN	RX_ CH3_EN	RX_ CH2_EN	RX_ CH1_EN	RX_ CH0_EN	0x00
<u>0x16</u>	PCM RX ENABLES B	R/W	RX_ CH15_EN	RX_ CH14_EN	RX_ CH13_EN	RX_ CH12_EN	RX_ CH11_EN	RX_ CH10_EN	RX_ CH9_EN	RX_ CH8_EN	0x00
<u>0x18</u>	MONOMIX CHANNEL SOURCE	R/W	Di	MONOMIX_CF	H1_SOURCE[	3:0]	D	MONOMIX_CH	0_SOURCE[3	0x00	
<u>0x19</u>	MONOMIX CHANNEL SOURCE	R/W	_	_	_	_	_	_	DMONOMI	X_CFG[1:0]	0x00

**Table 1. MAX98372 Control Register Map (continued)** 

REGIS	STER DESCRIPTI	ON				REGISTER	CONTENTS	S			POR
ADDR	NAME	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT2	BIT1	BIT 0	STATE
DIGITA	L FILTER PARAM	ETER	RS	Į.							
0x1C	DIGITAL FILTER	R/W	PVDD_FILT _TO_LMTR	DD_FILT PVDD_FILT PVDD_ADC_BW[1:0] — DACHPF[2:0]					0x00		
0x1D		R/W				DAC_BQ_	_B0[23:16]				0x10
0x1E	DAC BQ B0	R/W				DAC_BQ	_B0[15:8]				0x00
0x1F		R/W				DAC_BC	Q_B0[7:0]				0x00
0x20		R/W				DAC_BQ_	_B1[23:16]				0x00
0x21	DAC BQ B1	R/W				DAC_BQ	_B1[15:8]				0x00
0x22		R/W				DAC_BC	Q_B1[7:0]				0x00
0x23		R/W				DAC_BQ_	_B2[23:16]				0x00
0x24	DAC BQ B2	R/W				DAC_BQ	_B2[15:8]				0x00
0x25		R/W				DAC_BC	Q_B2[7:0]				0x00
0x26		R/W				DAC_BQ_	_A0[23:16]				0x00
0x27	DAC BQ A0	R/W				DAC_BQ	_A0[15:8]				0x00
0x28		R/W			-	DAC_BQ_A0[7:0]					
0x29		R/W				DAC_BQ_	_A1[23:16]				0x00
0x2A	DAC BQ A1	R/W			-	DAC_BQ	3Q_A1[15:8]				
0x2B		R/W				DAC_BC	Q_A1[7:0]				0x00
0x2D	DIGITAL VOLUME CONTROL	R/W	DVOL_ RAMP_BYP				DVOL[6:0]				0x00
0x2E	PATH GAIN	R/W		DPGA_	CLIP[3:0] SPK_GAIN_MAX[3:0]						0x0B
DYNAN	IIC GAIN PARAM	ETER	S		-						
<u>0x31</u>	DHT ROTATION POINT	R/W		SPK_GAI	N_MIN[3:0]			DHT_VRO	T_PNT[3:0]		0x00
0x32	DHT ATTACK	R/W	_	_	_	DHT_ATK_	 _STEP[1:0]	DH.	 Γ_ATK_RATE[	2:0]	0x18
0x33	DHT RELEASE	R/W	_	_	_	DHT_REL	_STEP[1:0]	DH.	 Γ_REL_RATE[	2:0]	0x00
<u>0x34</u>	PVDD ADC MEASUREMENT	R				PVDD_A	ADC[7:0]				0x00
<u>0x36</u>	THERMAL FOLDBACK	R/W	THRM_H	OLD[1:0]	_	_	THRM_	REL[1:0]	THRM_S	LOPE[1:0]	0xC0
<u>0x37</u>	THERMAL ADC MEASUREMENT	R	_	_		THRM_ADC_MEAS[5:0]					0x00
<u>0x38</u>	THERMAL FOLDBACK MIN TEMP	R/W	_	_			THRM_MIN	I_TEMP[5:0]			0x00
<u>0x39</u>	THERMAL FOLDBACK LOW PASS FILTER	R/W	_	_	_	_	_	THF	RM_FILT_SEL[	2:0]	0x03

**Table 1. MAX98372 Control Register Map (continued)** 

REGI	STER DESCRIPTION	ON			ı	REGISTER	CONTENTS	3			POR
ADDR	NAME	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT2	BIT1	BIT 0	STATE
<u>0x3A</u>	PCM2 RXDHT ENABLES A	R/W	RXDHT_ CH7_EN	RXDHT_ CH6_EN	RXDHT_ CH5_EN	RXDHT_ CH4_EN	RXDHT_ CH3_EN	RXDHT_ CH2_EN	RXDHT_ CH1_EN	RXDHT_ CH0_EN	0x00
<u>0x3B</u>	PCM2 RXDHT ENABLES B	R/W	RXDHT_ CH15_EN	RXDHT_ CH14_EN	RXDHT_ CH13_EN	RXDHT_ CH12_EN	RXDHT_ CH11_EN	RXDHT_ CH10_EN	RXDHT_ CH9_EN	RXDHT_ CH8_EN	0x00
<u>0x3C</u>	PCM2 RXTHM ENABLES A	R/W	RXTHM_ CH7_EN	RXTHM_ CH6_EN	RXTHM_ CH5_EN	RXTHM_ CH4_EN	RXTHM_ CH3_EN	RXTHM_ CH2_EN	RXTHM_ CH1_EN	RXTHM_ CH0_EN	0x00
0x3D	PCM2 RXTHM ENABLES B	R/W	RXTHM_ CH15_EN	RXTHM_ CH14_EN	RXTHM_ CH13_EN	RXTHM_ CH12_EN	RXTHM_ CH11_EN	RXTHM_ CH10_EN	RXTHM_ CH9_EN	RXTHM_ CH8_EN	0x00
<u>0x3E</u>	PCM2 TX \ ENABLES A	R/W	TX_ CH7_EN	TX_ CH6_EN	TX_ CH5_EN	TX_ CH4_EN	TX_ CH3_EN	TX_ CH2_EN	TX_ CH1_EN	TX_ CH0_EN	0x00
<u>0x3F</u>	PCM2 TX ENABLES A	R/W	TX_ CH15_EN	TX_ CH14_EN	TX_ CH13_EN	TX_ CH12_EN	TX_ CH11_EN	TX_ CH10_EN	TX_ CH9_EN	TX_ CH8_EN	0x00
0x40	PCM2 DATA ORDER SELECT	R/W	_	_	_	_	DRIVE_ MODE	_	_	_	0x00
<u>0x41</u>	PCM2 HiZ MANUAL MODE	R/W	_	_	_	_	_	_	TX_ EXTRA_ HIZ	_	0x00
0x42	PCM2 TX HiZ ENABLES A	R/W	TX_ CH7_HIZ	TX_ CH6_HIZ	TX_ CH5_HIZ	TX_ CH4_HIZ	TX_ CH3_HIZ	TX_ CH2_HIZ	TX_ CH1_HIZ	TX_ CH0_HIZ	0x00
<u>0x43</u>	PCM2 TX HiZ ENABLES B	R/W	TX_ CH15_HIZ	TX_ CH14_HIZ	TX_ CH13_HIZ	TX_ CH12_HIZ	TX_ CH11_HIZ	TX_ CH10_HIZ	TX_ CH9_HIZ	TX_ CH8_HIZ	0x00
ENABL	.ES							1			
<u>0x49</u>	SSM_CFG	R/W	_	_	_	_	_	SSM	I_MODINDEX	[2:0]	0x01
<u>0x4A</u>	SPEAKER ENABLE	R/W	SPK_ SWCLK	_	SPK_S	SM[1:0]	SPK_EI	DGE[1:0]	_	SPK_EN	0x00
<u>0x4B</u>	DYNAMIC GAIN ENABLES	R/W	_	_	_	_	_	PVADC_EN	LMTR_EN	DHT_EN	0x00
<u>0x4C</u>	THERMAL FOLDBACK ENABLE	R/W		_		_	_	_	_	THERM_ FB_EN	0x00
<u>0x4D</u>	RESTART BEHAVIOR	R/W	_	_	_	_	CMON_ AUTO_ RESTART	CMON_ ENA	OVC_ SEL	TSHDN_ AUTO_ RESTART	0x00
<u>0x4E</u>	ICC LINK ENABLE	R/W	_	_	_	_	_	ALC_LINK_ EN	THM_ LINK_EN	DHT_ LINK_EN	0x00
<u>0x50</u>	GLOBAL ENABLE	R/W	_	_	_	_	_	_	_	EN	0x00
<u>0x51</u>	SOFTWARE RESET	W	_	_	_	_	_	_	_	RST	0x00
<u>0x55</u>	LIMITER ATTACK AND RELEASE	R/W	_	_	LMTI	R_REL_RATE	[2:0]	LMT	R_ATK_RATE	[2:0]	0x30

Table 1. MAX98372 Control Register Map (continued)

REGI	STER DESCRIPTION	ON				REGISTER	CONTENTS	}			POR
ADDR	NAME	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT2	BIT1	BIT 0	STATE
0x57	Digital Filter Dither Enable	R/W	_	_	_	_	_	_	AUTO_ DITHER_EN	DFILT_ DITH_EN	0x03
<u>0x58</u>	LIMITER THRESHOLD SELECT	R/W	_	-	_	_	_	_	LMTR_TH	I_SEL[1:0]	0x00
<u>0x59</u>	LIMITER MANUAL THRESHOLD	R/W	_	_	_		LI	MTR_THC[4:0	]		0x00
<u>0x5C</u>	ICC PAD CONTROL	R/W	_	_ ICC_OC_ ICC_ ICC_ ICC_ ICC_PAD_CTRL[3:0]  ENA EXTFF EXTFF					0x00		
<u>0x60</u>	PCM2 RXALC Enables A	R/W	PCM2_RXAL_ CH7_EN	PCM2_RXAL_ CH6_EN	PCM2_RXAL_ CH5_EN	PCM2_RXALC_ CH4_EN	PCM2_RXALC_ CH3_EN	PCM2_RXAL_ CH2_EN	PCM2_RXAL_ CH1_EN	PCM2_RXAL_ CH0_EN	0x00
<u>0x61</u>	PCM2 RXALC Enables B	R/W	PCM2_RXAL_ CH15_EN	PCM2_RXAL_ CH14_EN	PCM2_RXAL_ CH13_EN	PCM2_RXALC_ CH12_EN	PCM2_RXALC_ CH11_EN	PCM2_RXAL_ CH10_EN	PCM2_RXAL_ CH9_EN	PCM2_RXAL_ CH8_EN	0x00
0x62	THRESHOLD	R/W	_	ALC_RANGE	ALC_EN		ALC_TH[4:0]				
<u>0x63</u>	ALC ATTACK	R/W		ALC_ATK	_STEP[3:0]		_	AL	C_ATK_RATE	2:0]	0x00
0x64	ALC ATTEN and RLS	R/W		ALC_MAX_	_ATTEN[3:0]		_	AL	C_RLS_RATE	[2:0]	0x80
<u>0x65</u>	ALC INFINITE HOLD RELEASE	R/W	ALC_RLS	ALC_RLS_CFG[1:0]		_	_	_	_	ALC_RLS_ TGR	0x00
<u>0x66</u>	ALC CONFIGURATION	R/W	ALC_MUTE_ EN				— ALC_RLS_DBT[2:0]			2:0]	0x92
0xFF	REV ID	R				REVI	D[7:0]				0x41

#### Interrupts

The MAX98372 supports programmable interrupts for sending feedback to the host about events that have occurred on-chip.  $\underline{\text{Table 2}}$  lists the available interrupt sources. Interrupts are output on  $\overline{\text{IRQ}}$ , an active-low opendrain output.

#### **Status**

Each interrupt source has 1 bit to indicate the real-time STATUS of the source. This bit is read only.

#### State

Each interrupt source has a STATE bit that is set whenever a rising edge occurs on the associated STATUS bit regardless of the state of the associated ENABLE bit. This bit is read only.

#### Flag

Each interrupt source has a FLAG bit to indicate that a rising edge has occurred on the associated STATUS bit and the associated ENABLE bit is set. This bit is read only.

#### **Enable**

Each interrupt source has an ENABLE bit to indicate that the associated FLAG bit is set whenever the STATE bit is set. This bit is read/write.

#### Clear

Each interrupt has a CLEAR bit that clears the associated STATE and FLAG bits when a 1 is written. Writing a 0 has no effect. This bit is write only.

#### **Table 2. Interrupt Sources**

NAME	DESCRIPTION
Overtemperature Begin Event	Indicates when the die overtemperature threshold has been exceeded.
Overtemperature End Event	Indicates when the die overtemperature threshold is no longer exceeded including 20°C of hysteresis.
Thermal Warning Begin Event	Indicates when the thermal warning threshold has been exceeded.
Thermal Warning End Event	Indicates that the die temperature was previously above the thermal warning threshold and has now dropped below the threshold.
Speaker Current Event	Indicates when the speaker amplifier current limit has been exceeded.
Invalid Slot Event	Indicates that a slot has been selected that is not available due to one or more of the following reasons:  The (number of bits per channel) x (channels per frame) does not allow for the selected slot (I <sup>2</sup> S mode only).  The number of BCLK cycles per frame does not allow for the selected slot (TDM mode only).
Thermal Foldback Event	Indicates that the thermal foldback limiter is operating in the attack or release phase.
Thermal Foldback End Event	Indicates that the die temperature was previously above the thermal threshold and has now dropped below the threshold.
V <sub>PVDD</sub> Overflow Event	Indicates that the V <sub>PVDD</sub> supply voltage has reached the V <sub>PVDD</sub> ADC's maximum input level.
PVDD UVLO Event	Indicates that PVDD has dropped below the minimum allowed voltage.
DHT Active Event	Indicates that the DHT circuit is applying compression to the signal.
Limiter Active Event	Indicates that the limiter circuit is applying a hard limit (infinite compression) to the signal.
ICC Overcurrent Event	Indicates that an overcurrent event is in progress on DOUT.
ALC Active Event	Indicates that ALC is operating in attack, hold, or release phase.
ALC Mute Event	Indicates that ALC has entered Mute.
ALC Infinite Hold Event	Indicates that the ALC has entered infinite hold mode.

### **Table 3. Interrupt Registers**

#### Interrupt Status 0

Interrupt Status bits reflect real-time fault conditions. If the fault condition is less than 3-4 LRCLK cycles, the Live Status bit holds high for 3-4 LRCLK cycles.

ADDRESS	BIT	NAME	DESCRIPTION					
	7	0	Unused: Read back is 0.					
	6	0	Unused: Read back is 0.					
	5	THERMFB_STATUS	Die Thermal Foldback Status  0: The die temperature is below the thermal warning threshold.  1: The die temperature is above the thermal warning threshold and the signal is being dynamically attenuated.					
	4	0	Unused: Read back is 0.					
<u>0x01</u>	3	THERMWRN_STATUS	Die Overtemperature Warning Status  0: The die temperature is below the thermal warning threshold.  1: The die temperature is above the thermal warning threshold.					
	2	0	Unused: Read back is 0.					
	1	THERMSHDN_STATUS	Die Overtemperature Status  0: The die temperature is below the maximum die temperature.  1: The die temperature exceeds the maximum die temperature.					
	0	0	Unused: Read back is 0.					

### **Table 3. Interrupt Registers (continued)**

#### **Interrupt Status 1**

Interrupt Status bits reflect real-time fault conditions. If the fault condition is less than 3–4 LRCLK cycles, the Live Status bit holds high for 3–4 LRCLK cycles.

ADDRESS	BIT	NAME	DESCRIPTION
	7	0	Unused: Read back is 0.
	6	ICCOVC_STATUS	ICC Overcurrent Status 0: No overcurrent event on the DOUT is in progress. 1: Overcurrent event on the DOUT is in progress.
	5	LMTRACT_STATUS	Limiter Active Status 0: Limiter is not active. 1: Limiter is active.
	4	INVALSLOT_STATUS	Invalid Slot Status  0: Slot is valid.  1: Slot is invalid, one or more possible error conditions apply:  a. The (number of bits per channel) * (channels per frame)  does not allow for the selected slot. (I2S mode only)  b. The number of BCLK cycles per frame does not allow for the selected slot.(TDM mode only).
<u>0x02</u>	3	DHTACT_STATUS	DHT Active Status 0: Dynamic Headroom Tracking is not attacking or releasing. 1: Dynamic Headroom Tracking is active and is attacking or releasing.
	2	SPKCURNT_STATUS	Speaker Overcurrent Status 0: Speaker current is below the current limit. 1: Speaker current is above the current limit.
	1	PVDDOVFL_STATUS	PVDD Supply Voltage Monitor Overflow Status  0: The PVDD supply voltage is below the PVDD ADC's maximum input level.  1: The PVDD supply voltage has exceeded the PVDD ADC's maximum input level
	0	PVDDUVLO_STATUS	PVDD Supply Voltage Undervoltage Status  0: The PVDD supply voltage is above the PVDD UVLO level.  1: The PVDD supply voltage is below the PVDD UVLO threshold, and the part is shutdown.

**Table 3. Interrupt Registers (continued)** 

Interrupt Stat	e 0							
ADDRESS	BIT	NAME	DESCRIPTION					
	7	0	Unused: Read back is 0.					
	6	0	Unused: Read back is 0.					
	5	THERMFB_END_STATE	Die Thermal Foldback State End Event  0: No falling edge on thermal foldback status is detected.  1: A falling edge on thermal foldback status is detected.  Note: Write a 1 to THERMFB_END_CLR to reset.					
	4	THERMFB_BGN_STATE	Die Thermal Foldback State End Event  0: No rising edge on thermal foldback status is detected.  1: A rising edge on thermal foldback status is detected.  Note: Write a 1 to THERMFB_BGN_CLR to reset.					
<u>0x03</u>	3	THERMWRN_END_STATE	Thermal Warning Status End Event  0: No falling edge on THERMWRN_STATUS is detected.  1: A falling edge on THERMWRN_STATUS is detected.  Note: Write a 1 to THERMWRN_END_CLR to reset.					
	1	THERMWRN_BGN_STATE	Thermal Warning Status Begin Event  0: No rising edge on THERMWRN_ STATUS is detected.  1: A rising edge on THERMWRN_STATUS is detected.  Note: Write a 1 to THERMWRN_BGN_CLR to reset.					
		THERMSHDN_END_STATE	Thermal Shutdown End Event  0: No falling edge on THERMSHDN_STATUS is detected.  1: A falling edge on THERMSHDN_STATUS is detected.  Note: Write a 1 to THERMSHDN_END_CLR to reset.					
	0	THERMSHDN_BGN_STATE	Thermal Shutdown Begin Event  0: No rising edge on THERMSHDN_STATUS is detected.  1: A rising edge on THERMSHDN_STATUS is detected.  Note: Write a 1 to THERMSHDN_BGN_CLR to reset.					

**Table 3. Interrupt Registers (continued)** 

Interrupt Stat	e 1		
ADDRESS	BIT	NAME	DESCRIPTION
	7	0	Unused: Read back is 0.
	6	ICCOVC_STATE	ICC Overcurrent Event  0: No rising edge on ICCOVC_STATUS is detected.  1: A rising edge on ICCOVC_STATUS is detected.  Note: Write a 1 to ICCOVC_CLR to reset.
	5	LMTRACT_STATE	Limiter Active Event  0: No rising edge on LMTRACT_STATUS is detected.  1: A rising edge on LMTRACT_STATUS is detected.  Note: Write a 1 to LMTRACT_CLR to reset.
	4	INVALSLOT_STATE	Invalid Slot Event  0: No rising edge on INVALSLOT_STATUS is detected.  1: A rising edge on INVALSLOT_STATUS is detected.  Note: Write a 1 to INVALSLOT_CLR to reset.
<u>0x04</u>	3	DHTACT_STATE	DHT Active Event  0: No rising edge on DHTACT_STATUS is detected.  1: A rising edge on DHTACT_STATUS is detected.  Note: Write a 1 to DHTACT_STATUS to reset.
	2	SPKCURNT_STATE	Speaker Overcurrent Event  0: No rising edge on SPKCURNT_STATUS is detected.  1: A rising edge on SPKCURNT_STATUS is detected.  Note: Write a 1 to SPKCURNT_CLR to reset.
	1	PVDDOVFL_STATE	PVDD ADC Overflow Event  0: No rising edge on PVDDOVFL_STATUS is detected.  1: A rising edge on PVDDOVFL_STATUS is detected.  Note: Write a 1 to PVDDOVFL_CLR to reset.
	0	PVDDUVLO_STATE	PVDD Supply Voltage Undervoltage Lockout Event 0: No rising edge on PVDDUVLO_STATUS is detected. 1: A rising edge on PVDDUVLO_STATUS is detected. Note: Write a 1 to PVDDOVFL_CLR to reset.

**Table 3. Interrupt Registers (continued)** 

Interrupt Flag 0			
ADDRESS	BIT	NAME	DESCRIPTION
<u>0x05</u>	7	0	Unused: Read back is 0.
	6	0	Unused: Read back is 0.
	5	THERMFB_END_FLAG	Die Thermal Foldback End Flag  0: No thermal foldback end interrupt is generated.  1: Thermal foldback end interrupt is generated.
	4	THERMFB_BGN_FLAG	Die Thermal Foldback Begin Flag  0: No thermal foldback begin interrupt is generated.  1: Thermal foldback begin interrupt is generated.
	3	THERMWRN_END_FLAG	Thermal Warning End Flag 0: No thermal warning end is interrupt generated. 1: Thermal warning end interrupt is generated.
	2	THERMWRN_BGN_FLAG	Thermal Warning Begin Flag 0: No thermal warning begin interrupt is generated. 1: Thermal warning begin interrupt is generated.
	1	THERMSHDN_END_FLAG	Thermal Shutdown End Flag 0: No thermal shutdown end interrupt is generated. 1: Thermal shutdown end interrupt is generated.
	0	THERMSHDN_BGN_FLAG	Thermal Shutdown Begin Flag 0: No thermal shutdown begin interrupt is generated. 1: Thermal shutdown begin interrupt is generated.

**Table 3. Interrupt Registers (continued)** 

Interrupt Flag	Interrupt Flag 1				
ADDRESS	BIT	NAME	DESCRIPTION		
	7	0	Unused: Read back 0.		
	6	ICCOVC_FLAG	ICC Overcurrent Flag 0: No ICC overcurrent interrupt is generated. 1: ICC overcurrent interrupt is generated.		
	5	LMTRACT_FLAG	Limiter Active Flag 0: No limiter active interrupt is generated. 1: Limiter active interrupt is generated.		
	4	INVALSLOT_FLAG	Invalid Slot Flag  0: No invalid slot interrupt is generated.  1: Invalid slot interrupt is generated.		
<u>0x06</u>	3	DHTACT_FLAG	DHT Active Flag  0: No dynamic headroom tracking active slot interrupt is generated.  1: dynamic headroom tracking active slot interrupt is generated.		
	2	SPKCURNT_FLAG	Speaker Overcurrent Flag 0: No speaker overcurrent interrupt is generated. 1: Speaker overcurrent interrupt is generated.		
	1	PVDDOVFL_FLAG	PVDD ADC Overflow Flag 0: No PVDD ADC overflow interrupt is generated. 1: PVDD ADC overflow interrupt is generated.		
	0	PVDDUVLO_FLAG	PVDD Supply Voltage Undervoltage Lockout Flag 0: No PVDD UVLO Interrupt is generated. 1: PVDD UVLO Interrupt is generated.		

**Table 3. Interrupt Registers (continued)** 

Interrupt Ena	Interrupt Enable 0				
ADDRESS	BIT	NAME	DESCRIPTION		
	7	0	Unused: Read back is 0.		
	6	0	Unused: Read back is 0.		
	5	THERMFB_END_EN	Die Thermal Foldback End Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when THERMFB_END_FLAG transitions from 0 to 1.		
	4	THERMFB_BGN_EN	Die Thermal Foldback Begin Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when THERMFB_END_FLAG transitions from 0 to 1.		
<u>0x07</u>	3	THERMWRN_END_ EN	Thermal Warning End Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when THERMWRN_END_ FLAG transitions from 0 to 1.		
	2	THERMWRN_BGN_ EN	Thermal Warning Begin Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when THERMWRN_BGN_ FLAG transitions from 0 to 1.		
	1	THERMSHDN_END_ EN	Thermal Shutdown End Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when THERMSHDN_END_ FLAG transitions from 0 to 1.		
	0	THERMSHDN_BGN_ EN	Thermal Shutdown Begin Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when THERMSHDN_BGN_FLAG transitions from 0 to 1.		

**Table 3. Interrupt Registers (continued)** 

Interrupt Ena	nterrupt Enable 1				
ADDRESS	BIT	NAME	DESCRIPTION		
	7	0	Unused: Read back is 0.		
	6	ICCOVC_EN	<ul> <li>ICC Overcurrent Enable</li> <li>0: Interrupt is disabled (default).</li> <li>1: Interrupt is enabled. IRQ is pulled low when ICCOVC_FLAG transitions from 0 to 1.</li> </ul>		
	5	LMTRACT_EN	Limiter Active Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when LMTRACT_FLAG transitions from 0 to 1.		
	4	INVALSLOT_EN	Invalid Slot Interrupt Enable 0: Interrupt is disabled (default). 1: Interrupt enabled. IRQ is pulled low when INVALSLOT_FLAG transitions from 0 to 1.		
<u>0x08</u>	3	DHTACT_EN	DHT Active Interrupt Enable 0: Interrupt is disabled (default). 1: Interrupt is enabled. IRQ is pulled low when DHTACT_FLAG transitions from 0 to 1.		
	2	SPKCURNT_EN	Speaker Overcurrent Interrupt Enable 0: Interrupt is disabled (default). 1: Interrupt is enabled. IRQ is pulled low when SPKCURNT_FLAG transitions from 0 to 1.		
	1	PVDDOVFL_EN	PVDD ADC Overflow Interrupt Enable  0: Interrupt is disabled (default).  1: Interrupt is enabled. IRQ is pulled low when PVDDOVFL_FLAG transitions from 0 to 1.		
	0	PVDDUVLO_EN	PVDD Supply Voltage Undervoltage Lockout Interrupt Enable 0: Interrupt is disabled (default). 1: Interrupt is enabled. IRQ is pulled low when PVDDUVLO_FLAG transitions from 0 to 1.		

**Table 3. Interrupt Registers (continued)** 

Interrupt Clea	Interrupt Clear 0				
ADDRESS	BIT	NAME	DESCRIPTION		
	7	0	Unused: Read back is 0.		
	6	0	Unused: Read back is 0.		
	5	THERMFB_END_CLR	Die Thermal Foldback End Interrupt Clear  0: No effect.  1: Clears the THERMFB_END_STATE and THERMFB_END_FLAG.		
	4	THERMFB_BGN_CLR	Die Thermal Foldback Begin Interrupt Clear  0: No effect.  1: Clears the THERMFB_BGN_STATE and THERMFB_BGN_FLAG.		
<u>0x09</u>	3	THERMWRN_END_CLR	Thermal Warning End Interrupt Clear 0: No effect. 1: Clears the THERMWRN_END_STATE and THERMWRN_END_FLAG.		
	2	THERMWRN_BGN_CLR	Thermal Warning Begin Interrupt Clear 0: No effect. 1: Clears the THERMWRN_BGN_STATE and THERMWRN_BGN_FLAG.		
	1	THERMSHDN_END_CLR	Thermal Shutdown End Interrupt Clear 0: No effect. 1: Clears the THERMSHDN_END_STATE and THERMSHDN_END_FLAG.		
	0	THERMSHDN_BGN_CLR	Thermal Shutdown Begin Interrupt Clear 0: No effect. 1: Clears the THERMSHDN_BGN_STATE and THERMSHDN_BGN_FLAG.		

**Table 3. Interrupt Registers (continued)** 

Interrupt Clear 1				
ADDRESS	BIT	NAME	DESCRIPTION	
	7	0	Unused: Read back is 0.	
	6	ICCOVC_CLR	ICC Overcurrent Clear 0: No effect. 1: Clears the ICCOVC_STATE and ICCOVC_FLAG.	
	5	LMTRACT_CLR	Limiter Active Interrupt Clear 0: No effect. 1: Clears the LMTRACT_STATE and LMTRACT_FLAG.	
	4	INVALSLOT_CLR	Invalid Slot Interrupt Clear 0: No effect. 1: Clears the INVALSLOT_STATE and INVALSLOT_FLAG.	
<u>0x0A</u>	3	DHTACT_CLR	DHT Active Interrupt Clear 0: No effect. 1: Clears the DHTACT_STATE and DHTACT_FLAG.	
	2	SPKCURNT_CLR	Speaker Overcurrent Interrupt Clear 0: No effect. 1: Clears the SPKCURNT_STATE and SPKCURNT_FLAG.	
	1	PVDDOVFL_CLR	PVDD ADC Overflow Interrupt Clear 0: No effect. 1: Clears the PVDDOVFL_STATE and PVDDOVFL_FLAG.	
	0	PVDDUVLO_CLR	PVDD Supply Voltage Undervoltage Lockout Interrupt Clear 0: No effect. 1: Clears the PVDDUVLO_STATE and PVDDUVLO_FLAG.	
Live Status 1				
ADDRESS	BIT	NAME	DESCRIPTION	
	7	0	Unused: Read back 0.	
	6	0	Unused: Read back 0.	
	5	0	Unused: Read back 0.	
	4	0	Unused: Read back 0.	
<u>0x0B</u>	3	ALCINFH_STATUS	ALC Infinite Hold Event 0: ALC is not in infinite hold state 1: ALC is in infinite hold state	
	2	ALCACT_STATUS	ALC Active Status 0: ALC is not reducing the gain of the PGA 1: ALC is reducing the gain of the PGA due to low battery event	
	1	ALCMUT_STATUS	ALC Mute Status 0: ALC has not muted the audio path 1: ALC has muted the audio path	
	0	0	Unused: Read back 0.	

**Table 3. Interrupt Registers (continued)** 

State 1			
ADDRESS	BIT	NAME	DESCRIPTION
	7	0	Unused: Read back is 0.
	6	0	Unused: Read back is 0.
	5	0	Unused: Read back is 0.
	4	0	Unused: Read back is 0.
0x0C	3	ALCINFH_STATE	ALC Infinite Hold Event  0: No rising edge on ALCINFH_STATUS is detected.  1: A rising edge on ALCINFH_STATUS is detected.
	2	ALCACT_STATE	ALC Activated Event  0: No rising edge on ALCACT_STATUS is detected.  1: A rising edge on ALCACT_STATUS is detected.
	1	ALCMUT_STATE	ALC Mute Event 0: No rising edge on ALCMUT_STATUS is detected. 1: A rising edge on ALCMUT_STATUS is detected.
	0	0	Unused: Read back is 0.
Flag 1			
ADDRESS	BIT	NAME	DESCRIPTION
	7	0	Unused: Read back is 0.
	6	0	Unused: Read back is 0.
	5	0	Unused: Read back is 0.
	4	0	Unused: Read back is 0.
<u>0x0D</u>	3	ALCINFH_FLAG	ALC Infinite Hold Flag  0: No interrupt generated.  1: Interrupt generated.
	2	ALCACT_FLAG	ALC Activated Flag  0: No interrupt generated.  1: Interrupt generated.
	1	ALCMUT_FLAG	ALC Mute Flag 0: No interrupt generated. 1: Interrupt generated.
	0	0	Unused: Read back is 0.

**Table 3. Interrupt Registers (continued)** 

IRQ Enable 1			
ADDRESS	BIT	NAME	DESCRIPTION
	7	0	Unused: Read back is 0.
	6	0	Unused: Read back is 0.
	5	0	Unused: Read back is 0.
	4	0	Unused: Read back is 0.
	3	ALCINFH_EN	ALC Infinite Hold Interrupt Enable  0: Interrupt disabled (default)  1: Interrupt enabled. IRQ is pulled low when ALCINFH transitions from 0 to 1.
<u>0x0E</u>	2	ALCACT_EN	ALC Activated Interrupt Enable  0: Interrupt disabled (default)  1: Interrupt enabled. IRQ is pulled low when ALCACT transitions from 0 to 1.
	1	ALCMUT_EN	ALC Mute Interrupt Enable  0: No interrupt generated (default)  1: Interrupt enabled. IRQ is pulled low when ALCMUT transitions from 0 to 1.
	0	0	Unused: Read back is 0.
IRQ Clear 1			
ADDRESS	BIT	NAME	DESCRIPTION
	7	0	Unused: Read back is 0.
	6	0	Unused: Read back is 0.
	5	0	Unused: Read back is 0.
	4	0	Unused: Read back is 0.
<u>0x0F</u>	3	ALCINFH_CLR	Clear ALC Infinite Hold Interrupt 0: No effect 1: Clears ALCFINH_STATE and ALCINFH_FLAG
	2	ALCACT_CLR	Clear ALC Activated Interrupt 0: No effect 1: Clears ALCACT_STATE and ALCACT_FLAG
	1	ALCMUT_CLR	Clear ALC Mute Interrupt 0: No effect 1: Clears ALCMUT_STATE and ALCMUT_FLAG
	0	0	Unused: Read back is 0.

#### **Digital Audio Interface**

The digital audio interface (DAI) is highly flexible, supporting common sample rates (Table 4) with 16/24/32-bit depth for I<sup>2</sup>S/left-justified data as well as up to 16 slots in a time division multiplexed (TDM) format.

Operating in slave mode only, the MAX98372 eliminates the need for the external MCLK signal that is typically used in I $^2$ S applications by generating MCLK internally. This reduces EMI and improves the RF immunity of the IC. <u>Table 5</u> lists the supported BCLK frequencies when operating in this mode.

**Table 4. Supported Sample Rates** 

ADDRESS	BIT	NAME	DESCRIPTION	
	3		Speaker Path Sample Rate Select 0000–0101: Reserved	
0v44	2	ODIK ODIO 01	0110: 32kHz 0111: 44.1kHz	
<u>0x11</u>	1	SPK_SR[3:0]	1000: 48kHz (default) 1001: Reserved 1010: 88.2kHz	
	0		1011: 96kHz 1100–1111: Reserved	

Table 5. Supported BCLK Rates in Slave Mode

ADDRESS	BIT	NAME	DESCRIPTION	
	3		Selects the Number of BCLKs/LRCLK 0000: Not supported 0001: Not supported	
	2		0010: 32 BCLKs (default) 0011: 48 BCLKs 0100: 64 BCLKs	
<u>0x10</u>	1	BSEL[3:0]	0101: 96 BCLKs 0110: 128 BCLKs 0111: 192 BCLKs	
	0		1000: 256 BCLKs 1001: 384 BCLKs 1010: 512 BCLKs 1011–1111: Not supported	

#### **Interface Format**

The MAX98372 supports standard I<sup>2</sup>S, left-justified, and TDM data formats. I<sup>2</sup>S and left-justified formats support two audio channels of 16-, 24- or 32-bit depth. TDM supports up to 16 audio channels of 16-, 24-, or 32-bit depth. The IC supports slave operation only, and the LRCLK and BCLK pins operate as inputs.

I<sup>2</sup>S (Figure 5) and left-justified (Figure 6) modes configure the LRCLK signal to transition before each channel. With the default I<sup>2</sup>S settings LRCLK low indicates left channel while LRCLK high indicates the right channel. The MSB of the audio word is latched on the second active BCLK edge after an LRCLK transition. In left-justified mode, the MSB of the audio word is latched on the first active BCLK edge after an LRCLK transition.

TDM mode (Figure 7) uses a frame sync pulse instead of a 50% duty cycle frame clock. The frame sync pulse (applied to the LRCLK pin) is equal to one BCLK period as a minimum, although the interface operates with longer periods; the rising edge of LRCLK is used to indicate the start of a new frame. The falling edge can occur at any time as long as it does not violate the setup time requirements of the LRCLK rising edge. In TDM, latch the MSB of the first audio word on the first or second active BCLK edge after an LRCLK rising edge.

#### **Configuring the DAI Format**

Specify the format by configuring the LRCLK invert, BCLK active edge, data delay, and TDM mode configuration bits (Table 6).

**Table 6. Configuration for Digital Audio Interface Format** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	CHANG7[4:0]	Configures Channel Word Length 00: 8 bits 10: 24 bits (default)
	6	CHANSZ[1:0]	00: 8 bits 10: 24 bits (default) 01: 16 bits 11: 32 bits
	5		PCM Format Select 000: I <sup>2</sup> S mode (default)
	4	FORMAT[2:0]	001: Left-justified 010: Right-justified 011: TDM mode 1
0x14	3		100: TDM mode 2 101–111: Reserved
	2	BCLEDGE	Active BCLK Edge Select  0: Data captured and valid on rising edge of BCLK (default)  1: Data captured and valid on the falling edge of BCLK
	1	CHANSEL	Non-TDM LRCLK Starting Edge  0: Falling LRCLK indicates the start of a stereo pair. Channel 0 when LRCLK is low, channel 1 when LRCLK is high. (default)  1: Rising LRCLK indicates the start of a stereo pair. Channel 0 when LRCLK is high, channel 1 when LRCLK is low.
	0	0	Unused: Read back is 0.

#### **Configuring the Digital Audio Input**

The DAI may be configured to accept a mono PCM input, placed from anywhere from slots 1 to 16 of digital audio in TDM mode. In I<sup>2</sup>S and left-justified modes, two channels are available.

Route mono data directly to the speaker amplifier. If the input is stereo, input the right channel to the device and mix with the left channel if desired. Sum left and right channels with the amplitude divided by 2 to reduce the DAC input and avoid saturation. Stereo summing and L or R choices are limited to 2 adjacent slots on the TDM bus.

**Table 7. PCM Receive Channel Enables** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	RX_CH7_EN	Receive Channel Enable 0: Receive channel 7 is disabled. 1: Receive channel 7 is enabled.
	6	RX_CH6_EN	Receive Channel Enable 0: Receive channel 6 is disabled. 1: Receive channel 6 is enabled.
	5	RX_CH5_EN	Receive Channel Enable 0: Receive channel 5 is disabled. 1: Receive channel 5 is enabled.
0.45	4	RX_CH4_EN	Receive Channel Enable 0: Receive channel 4 is disabled. 1: Receive channel 4 is enabled.
<u>0x15</u>	3	RX_CH3_EN	Receive Channel Enable 0: Receive channel 3 is disabled. 1: Receive channel 3 is enabled.
	2	RX_CH2_EN	Receive Channel Enable 0: Receive channel 2 is disabled. 1: Receive channel 2 is enabled.
	1	RX_CH1_EN	Receive Channel Enable 0: Receive channel 1 is disabled. 1: Receive channel 1 is enabled.
	0	RX_CH0_EN	Receive Channel Enable 0: Receive channel 0 is disabled. 1: Receive channel 0 is enabled.

**Table 7. PCM Receive Channel Enables (continued)** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	RX_CH15_EN	Receive Channel Enable 0: Receive channel 15 is disabled. 1: Receive channel 15 is enabled.
	6	RX_CH14_EN	Receive Channel Enable 0: Receive channel 14 is disabled. 1: Receive channel 14 is enabled.
	5	RX_CH13_EN	Receive Channel Enable 0: Receive channel 13 is disabled. 1: Receive channel 13 is enabled.
0x16	4	RX_CH12_EN	Receive Channel Enable 0: Receive channel 12 is disabled. 1: Receive channel 12 is enabled.
<u>0x10</u>	3	RX_CH11_EN	Receive Channel Enable 0: Receive channel 11 is disabled. 1: Receive channel 11 is enabled.
	2	RX_CH10_EN	Receive Channel Enable 0: Receive channel 10 is disabled. 1: Receive channel 10 is enabled.
	1	RX_CH9_EN	Receive Channel Enable 0: Receive channel 9 is disabled. 1: Receive channel 9 is enabled.
	0	RX_CH8_EN	Receive Channel Enable 0: Receive channel 8 is disabled. 1: Receive channel 8 is enabled.

**Table 8. TDM Channel Selection for Mono Replay** 

ADDRESS	BIT	NAME	DESCRIPTION
	7		Digital Monomix Source Selection
	6		0000: Channel 1 gets PCM RX channel 0. 0001: Channel 1 gets PCM RX channel 1.
	5	DMONOMIX_CH1_SOURCE[3:0]	0010: Channel 1 gets PCM RX channel 2. 0011: Channel 1 gets PCM RX channel 3.
0.40	4		1111: Channel 1 gets PCM RX channel 15.
<u>0x18</u>	3		Digital Monomix Source Selection
	2	DMONOMIX_CH0_SOURCE[3:0]	0000: Channel 0 gets PCM RX channel 0. 0001: Channel 0 gets PCM RX channel 1.
	1		0010: Channel 0 gets PCM RX channel 2. 0011: Channel 0 gets PCM RX channel 3.
	0		1111: Channel 0 gets PCM RX channel 15.
<u>0x19</u>	1	DMONOMIN OF ON S	Monomix Configuration 00: Output of Monomix is channel 0.
	0	DMONOMIX_CFG[1:0]	01: Output of Monomix is channel 1. 10: Output of Monomix is (channel 0 + channel 1)/2. 11: Reserved




Figure 5. I2S Digital Audio Format Examples




Figure 6. Left-Justified Digital Audio Format Examples




Figure 7. TDM Digital Audio Format Examples

#### **Digital Passband Filtering**

The MAX98372 features an optional highpass filter with selectable corner frequency (50Hz, 100Hz, 200Hz, 400Hz, and 800Hz), or a DC-blocking filter with a cutoff frequency of 2Hz (80dB attenuation). The MAX98372 supports 5 sample rates: 32kHz, 44.1kHz, 48kHz, 88.2kHz, or 96KHz. For 32kHz, 44.1kHz, and 48kHz, a linear phase, half-band filter effectively defines the response. For 96kHz operation, a different filter characteristic is employed with a smooth roll off above 20kHz. Set the digital highpass filter corner frequency though the DACHPF bits in control register 0x1C (Table 9). Create user-programmed filtering

through the biquad filter coefficients by setting the DACHPF[2:0] bits to 111. See the *Biquad Filter* section.

The MAX98372 also features a configurable PVDD ADC filter. This cutoff frequency of this filter can be adjusted by setting the PVDD\_ADC\_BW bits in register 0x1C. These filtered PVDD ADC measurements can be fed to the DHT or limiter. Filtered or unfiltered PVDD ADC readings can be sent to the DHT and limiter. To send filtered data to the limiter or DHT, set the PVDD\_FILT\_TO\_LMTR or PVDD\_FILT\_TO\_DHT bits, respectively. See Table 9.

**Table 9. Digital Highpass Filter** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	PVDD_FILT_TO_LMTR	Unfiltered PVDD ADC measurements are sent to the limiter.     Lowpass filtered PVDD ADC measurements are sent to limiter.
	6	PVDD_FILT_TO_DHT	Unfiltered PVDD ADC measurements are sent to DHT.     Lowpass filtered PVDD ADC measurements are sent to DHT.
	5	PVDD ADC BW[1:0]	PVDD ADC Lowpass Filter Selection  00: Pass through, filter off  01: 2Hz cutoff
	4	PVDD_ADC_BW[1.0]	10: 20Hz cutoff 11: 200Hz cutoff
0x1C	3	0	Unused: Read back is 0.
	2		Digital Highpass Filter 000: Pass through, filter off 001: DC blocker is enabled.
	1	DACHPF[2:0]	010: 50Hz HPF is enabled. 011: 100Hz HPF is enabled. 100: 200Hz HPF is enabled. 101: 400Hz HPF is enabled.
	0		110: 800Hz HPF is enabled. 111: User programmable using DAC_BQ_B[0-2] and DAC_BQ_A[1-2] registers

#### **Biquad Filter**

The digital biquad filter has five user-programmable coefficients (B0, B1, B2, A1, and A2), and each individual coefficient is 3 bytes (24 bits) long (A0 is fixed at 1). They occupy 15 consecutive registers (Table 10) and each set of three registers (per coefficient) must be programmed consecutively for the settings to take effect. The coefficients are stored using a two's complement format where the first 4 bits are the integer portion and the last 20 bits are the decimal portion that results in an approximate +8 to -8 range for each coefficient.

The digital biquad coefficients are uninitialized at powerup, and if the filter is going to be used, the coefficients must be programmed before the device and biquad filter are enabled. The transfer function is:

$$H(z) = \frac{B_0 + B_1 * Z^{-1} + B_2 * Z^{-2}}{1 + A_1 * Z^{-1} + A_2 * Z^{-2}}$$

#### **Signal Path Delay**

Delay through the signal path is minimized by use of efficient signal processing and hardware DSP. Delay is affected by the configuration of various blocks and filters in the signal path. Typical delay, listed in number of audio samples, is shown in Table 11.

**Table 10. Biquad Filter Coefficient Registers** 

REG	REG NAME	R/W	BIT NAME	VALUE
<u>0x1D</u>		R/W	B0[23:16]	0x00
<u>0x1E</u>	Biquad Coefficient B0	R/W	B0[15:8]	0x00
<u>0x1F</u>	Oocincicii Bo	R/W	B0[7:0]	0x00
<u>0x20</u>		R/W	B1[23:16]	0x00
<u>0x21</u>	Biquad Coefficient B1	R/W	B1[15:8]	0x00
<u>0x22</u>	Occinicient B1	R/W	B1[7:0]	0x00
<u>0x23</u>	B: 1	R/W	B2[23:16]	0x00
<u>0x24</u>	Biquad Coefficient B2	R/W	B2[15:8]	0x00
<u>0x25</u>		R/W	B2[7:0]	0x00
<u>0x26</u>		R/W	A1[23:16]	0x00
<u>0x27</u>	Biquad Coefficient A1	R/W	A1[15:8]	0x00
<u>0x28</u>	Odemolentza	R/W	A1[7:0]	0x00
<u>0x29</u>	Biquad Coefficient A2	R/W	A2[23:16]	0x00
<u>0x2A</u>		R/W	A2[15:8]	0x00
<u>0x2B</u>		R/W	A2[7:0]	0x00

**Table 11. Signal Path Delay** 

SAMPLE RATE (k)	DELAY (SAMPLES)
32	19
44.1	19
48	18
88.2	15
96	14

#### **PVDD ADC**

The PVDD ADC has an effective 8kHz sample rate, 8-bit resolution and full scale input of 18V. The bandwidth of the output is user programmable to reject both high frequency and audio band noise from the supply, and to tradeoff reaction time to follow the supply accurately. The PVDD\_ADC values are used to by the DHT and Limiter circuits. These values can be read back over I<sup>2</sup>C through the PVDD\_ADC Register located at 0x34. See Table 12.

The PVDD ADC readback is real time and is dependant on the PVDD\_ADC\_BW register setting in register 0x1C.

#### **Digital Volume Control**

A user-controlled digital volume control with an attenuation range of 0dB to -63dB in 0.5dB steps, as well as a mute setting is available. Volume ramping is available and configurable with through the DVOL\_RAMP\_BYP bit in the digital volume control register. See Table 13.

**Table 12. PVDD Measurement ADC** 

ADDRESS	BIT	NAME	DESCRIPTION
	7		
	6		0: 5.35V
	5		1: 5.40V 2: 5.45V 3: 5.50V  253: 18.05V 254: 18.10V
024	4	D)/DD 4D0F7.03	
<u>0x34</u>	3	PVDD_ADC[7:0]	
	2		
	1		255: 18.15V
	0		

**Table 13. Digital Volume Ramping and Digital Volume** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	DVOL_RAMP_BYP	Digital Volume Ramp Bypass  0: Ramping is enabled at startup, shutdown and all volume changes.  1: All volume ramping is disabled.
	6		Digital Volume Control
	5		0: 0dB 1: -0.5dB
<u>0x2D</u>	4	DVOL[6:0]	2: -1.0dB
	3		3: -1.5dB
	2		
	1		125: -62.5dB 126: -63.0dB
	0		127: Digital mute

#### **Output Voltage Scaling**

The MAX98372 operates over a large supply voltage range. As a result, the part must be configured to scale the output signals across possible PVDD supply range. SPK\_GAIN\_MAX applies gain after the DAC to achieve this voltage scaling.

Digital gain can be applied before the DAC by using the DPGA\_CLIP register. In conjunction with the SPK\_GAIN\_MAX setting, the overall full-scale behavior of the device is set.

The DPGA and SPK\_GAIN\_MAX register settings are shown in Table 14.

Gain through the signal path is referenced to the full-scale output of the DAC, which is 2.1dBV. The MAX98372 output level can be calculated based on the digital input signal level and selected amplifier gain.

Output signal level (dBV) = input signal level (dBFS) + 2.1dBV + SPK\_GAIN\_MAX (dB)

where 0dBFS is referenced to 0dBV.

**Table 14. Digital Gain Settings and Output Voltage Scaling** 

ADDRESS	BIT	NAME	DESCRIPTION	
	7		Digital Gain Settings (dB)	
	6		0000: 0 0110: 3.0 0001: 0.5 0111: 3.5	
	_	DPGA_CLIP[3:0]	0010: 1.0 1000: 4.0	
	5		0011: 1.5 1001: 5.0	
	4		0100: 2.0 1010: 6.0	
			0101: 2.5 1011–1111: 0	$\dashv$
	3		Speaker No-Load Output Voltage Maximum Sets the output voltage level (V <sub>P</sub> ) of 0dBFS. 0000: 5.37 (9.5dB) Guaranteed no clipping	
0.05	2		0001: 6.03 (10.5dB) Best near 5.5V (min) operating	
<u>0x2E</u>			0010: 6.77 (11.5dB)	
			0011: 7.59 (12.5dB)	
			0100: 8.52 (13.5dB) 2-cell Li-ion operation	
	1	SPK_GAIN_MAX[3:0]	0101: 9.56 (14.5dB)	
			0110: 10.72 (15.5dB)	
	·		0111: 12.03 (16.5dB) 12V nominal	
			1000: 13.5 (17.5dB) 3-cell Li-ion operation	
			1001: 15.15 (18.5dB)   1010: 16.99 (19.5dB)	
	0		1011: 19.07 (20.5dB)	
			1100–1111: Reserved	

#### **Dynamic Headroom Tracking**

The MAX98372 features dynamic headroom tracking (DHT) to preserve consistant dynamic range in the presence of a varying supply. DHT maintains consistent volume and listening levels up to a predefined point, below full scale. DHT maintains the headroom of the amplifier at signal peaks that occur above this level (referred to as the rotation point or RP) up to full scale to ensure consistent, smooth compression of these signals in the presence of supply variations.

A key element in tracking available headroom is the PVDD ADC. The output of the ADC feeds the DHT circuitry with the necessary inputs to calculate the amount of compression (if any) applied to signal peaks. Filtering can be applied to the PVDD ADC readings used by the DHT by using the PVDD\_FILT\_TO\_DHT bit (Table 9).

The dynamic headroom tracking function relies heavily on two parameters to be effective. The first is the SPK\_GAIN\_MAX setting explained in the *Output Voltage Scaling* section. This sets the maximum no-load peak output voltage ( $V_{MPO}$ ) that the class D amplifier reproduces when fed with a full-scale (0dBFS) signal. The second parameter is the rotation point (RP). The rotation point sets the level in dBFS above which compression is applied to the output signal, if the PVDD voltage level drops below  $V_{MPO}$ .

DHT uses a parameter called SPK\_GAIN\_MIN to control the maximum compression ratio. This parameter can enable the addition of a second inflection point on the Transfer function.




Figure 8. Example of Dynamic Headroom Tracking in Mode 1 Operation

The behavior of DHT has 3 modes, depending on the measured value of  $V_{PVDD}$  by the PVDD ADC:

**MODE 1:** PVDD voltage is greater than maximum peak output voltage. If  $V_{PVDD}$  is greater than  $V_{MPO}$  then there is no action taken by the DHT block. There is sufficient headroom for the amplifier to linearly represent any signal up to and including 0dBFS; the signal transfer function is unaffected.

**MODE 2:**  $V_{PVDD}$  is less than  $V_{MPO}$ , and greater than the output voltage as set by the Rotation Point register setting ( $V_{EXP\_RP}$ ). For example, if the RP is set for -6dBFS, then the peak voltage on the output ( $V_{EXP\_RP}$ ) would be  $V_{MPO}/2$ ). If this is the case, the transfer function for signals below the RP is reproduced exactly as in Mode 1. Any signals between RP and 0dBFS are now subject to an audio compression function, acting in the DSP block of the MAX98372. This acts with appropriate attenuation for peaks over the RP in magnitude with programmable attack and release times (see the *DHT Ballistics* section). Figure 9 and Figure 10 show the effect on the transfer function.

The compression ratios in Mode 2 are effectively defined by the combination of: PVDD, RP, SPK\_GAIN\_MAX, and SPK GAIN MIN settings. The ballistics of the compressor (in both Mode 2 and Mode 3) are set by the parameters in Table 16 and Figure 21.

**MODE 3a:** PVDD voltage is less than the rotation points maximum output voltage,  $V_{EXP\_RP}$ . When the rotation point is set to a high value (for example -6dBFS) this mode applies. If  $V_{PVDD}$  is less than  $V_{EXP\_RP}$ , then hard limiting is applied to peaks and the effective RP is now set by the need to fit peak signals into the available PVDD range. The MAX98372 automatically determines a new RP based on the PVDD ADC. Normally, RP is set so that this mode is never used, and the  $V_{EXP\_RP}$  as set by the RP and SPK\_GAIN\_MAX combination should reflect the lowest PVDD value expected. In this mode, the SPK\_GAIN\_MIN parameter is set to be well below the  $V_{EXP\_RP}$ .




Figure 9. Example of Dynamic Headroom Tracking in Mode 2 Operation with a High RP




Figure 10. Example of Dynamic Headroom Tracking in Mode 2 Operation with a Low RP

### **Table 15. Speaker Gain Minimum Voltage**

ADDRESS	BIT	NAME	DESCRIPTION
	7		<b>Speaker Gain Min (V<sub>p</sub>):</b> 0000: 5.37 (9.5dB) 0111: 12.03 (16.5dB)
	6		0000: 5.37 (5.5dB) 0111: 12.03 (10.5dB) 0001: 6.03 (10.5dB) 1000: 13.5 (17.5dB) 0010: 6.77 (11.5dB) 1001: 15.15 (18.5dB)
	5	SPK_GAIN_MIN[3:0]	0011: 7.59 (12.5dB) 1010: 16.99 (19.5dB) 0100: 8.52 (13.5dB) 1011: 18.0 (20.0dB)
0v21	4		0101: 9.56 (14.5dB) 1100–1111: Reserved 0110: 10.72 (15.5dB)
<u>0x31</u>	3	DHT_VROT_PNT[3:0]	<b>DHT Rotation Point (dBFS)</b> 0000: -0.5 1000: -10
	2		0001: -1 1001: -12 0010: -2 1010: -15 0011: -3 1011: -18
	1		0100: -4
	0		0110: -6

**MODE 3b:** PVDD voltage is less than the speaker gain minimum output voltage. When the rotation point is set to a low value (for example -30dBFS) this mode applies. If  $V_{PVDD}$  is less than SPK\_GAIN\_MIN, the DHT cannot

compress the signal any further. So the compression ratio stays fixed, and as PVDD decreases below SPK\_GAIN\_MIN, the output signal starts to clip. This clipping can be eliminated if the limiter is enabled in addition to the DHT.




Figure 11. Example of Dynamic Headroom Tracking in Mode 3a Operation

<u>Figure 10</u> and <u>Figure 12</u> show an additional parameter, SPK\_GAIN\_MIN, on the transfer function plots. This parameter is useful when a lower RP is selected. SPK\_GAIN\_MIN provides a means to create a maximum compression ratio. When the input signal reaches the

maximum output voltage that PVDD can provide, the output signal starts to clip (<u>Figure 12</u>). This behavior may not be desirable, but the clipping can be eliminated by enabling the limiter. See Figure 13.




Figure 12. Example of Dynamic Headroom Tracking in Mode 3b Operation

The transfer function shown in <u>Figure 13</u> is typically preferable to the transfer function shown in <u>Figure 12</u>. When DHT and the limiter are used together, it allows for creation of a second inflection point on the transfer

function. This second inflection point reduces the transition from compression to limiting and minimizes the audible impact of signal manipulation by the DHT.




Figure 13. Example of Dynamic Headroom Tracking in Mode 3b with Limiter

#### **DHT Ballistics**

When an input signal exceeds the rotation point, DHT applies attenuation to the signal over some amount of time (this is configurable through the DHT\_ATK\_RATE register 0x32). The instant that the large signal is input to the MAX98372, the output tries to reproduce that signal without any attenuation from the DHT. Over time, the DHT applies compression to ensure that the signal can fit within the available PVDD voltage. If a large enough input signal is applied there can be hard clipping on the output for a short time (Figure 14). However, after the full attack time has completed, there should be no clipping. Hard clipping can also be prevented by using the limiter. See the *Limiter* section.

Observing the output waveform, notice that the amount of attenuation applied increases up to when VIN(dBFS) = PVDD (dBFS). Once VIN(dBFS) is greater than PVDD(dBFS) the amount of attenuation observed in the output waveform appears to decrease. This is a result of the output clipping against the PVDD voltage level. The DHT still takes the same amount of time to apply the compression as though it had the headroom to reproduce the signal.

The amount of compression applied by DHT depends on a few parameters: SPK\_GAIN\_MAX, PVDD, input signal amplitude, and the rotation point.

To establish where PVDD is relative to speaker gain max, use the following equation:




Figure 14. Dynamic Headroom Tracking Attack Functionality

#### MAX98372

### Digital Input Class D Amplifier with DHT and Brownout Protection

Equation 1

$$PVDD(dBFS) = 20log\left(\frac{PVDD(V)}{V_{MPO}}\right)$$

where PVDD(V) is the voltage readback from the PVDD ADC, and  $V_{MPO}$  is the maximum peak output voltage ( $V_{MPO}$ ), see <u>Figure 14</u>. For example, if  $V_{PVDD}$  = 12V and  $V_{MPO}$  = 12V, then PVDD(dBFS) = 0dBFS. It should be noted that 0dBFS is the maximum value for PVDD(dBFS). If solving Equation 1 returns a value greater than 0 then 0dBFS should be used for further calculations. This is important as DHT only ever applies attenuation and never positive gain.

If  $V_{PVDD}$  = 8.4V and  $V_{SPK\_GAIN\_MAX}$  = 12V, then solving Eq 1 gives -3.098dBFS. This is PVDD's level relative to SPK\_GAIN\_MAX in dB. To find the expected compressed output voltage, use the following equation:

Equation 2

$$ATTENUATION(dB) = PVDD(dBFS) + Input(dBFS) \times \left(\frac{-PVDD(dBFS)}{V_{RP}(dBFS)}\right)$$

When PVDD(dBFS) = 0, the PVDD and the fraction term drop out, which gives attenuation equal to zero. This makes sense because when PVDD(dBFS) = 0, there is sufficient headroom to playback any signal input into the MAX98372 and no compression is applied.

A nontrivial case might be If  $V_{PVDD} = 8.4V$ ,  $V_{MPO} = 12V$ , rotation point = -10dBFS, and the input signal level is -5dBFS. Next, we solve equation 3 with these values:

Equation 3

$$= PVDD(dBFS) + Input(dBFS) \times \left(\frac{-PVDD(dBFS)}{V_{RP}(dBFS)}\right)$$

$$= -3.098dBFS + -5dBFS \times \left(\frac{3.098dBFS}{-10dBFS}\right)$$

$$= -1.54dBFS$$

For this example, the total amount of compression applied by DHT 1.54dB. DHT attack rate and DHT attack step can be configured to apply the 1.54dB of attenuation of over a programmable amount of time.

As a rule of thumb, attack times (product of attack rate, attack step, and number of steps) faster than 600µs are not achievable. This is independent of sample rate. Input data is rectified, filtered and converted to the log domain. The DSP compares the input data with filtered data from the PVDD ADC then compression is applied within the DSP. The compressed data must be converted back to linear scale and then output. The large number of complex computations required in the DSP requires a fixed 600µs to complete the compression algorithm. As a result, attack times faster than 600µs are not possible. See Table 16.

Continuing the same example when the input signal size decreases below the rotation point DHT releases the 1.54dB of attenuation it applied to the signal. The release time for DHT is configurable through Register 0x33. See Table 17.

**Table 16. Dynamic Headroom Tracking Attack Settings** 

ADDRESS	BIT	NAME	DESCRIPTION
	4	DHT_ATK_STEP[1:0]	DHT Attack Step Size 00: 0.25dB 01: 0.5 dB 10: 1.0dB 11: 2.0dB (default)
	3		
<u>0x32</u>	2	DHT_ATK_RATE[2:0]	DHT Compressor Attack Rate All attack times in µs/step 000: 17.5 (default)
	1		001: 35 010: 70 011: 140 100: 280
	0		101: 560 110: 1120 111: 2240

**Table 17. Dynamic Headroom Tracking Release Settings** 

ADDRESS	BIT	NAME	DESCRIPTION
	4	DHT_REL_STEP[1:0]	DHT Release Step Size 00: 0.25dB
	3		01: 0.5dB 10: 1.0dB 11: 2.0dB (default)
<u>0x33</u>	2	DHT_REL_RATE[2:0]	DHT Compressor Release Rate All release times in ms/step 000: 45 (default)
	1		001: 225 010: 450 011: 1150 100: 2250
	0		100. 2250 101: 3100 110: 4500 111: 6750

### **Table 18. Dynamic Gain Enables**

ADDRESS	BIT	NAME	DESCRIPTION
<u>0x4B</u>	2	PVADC_EN	0: PVDD ADC is disabled. 1: PVDD ADC is enabled.
	1	LMTR_EN	0: Limiter is disabled. 1: Limiter is enabled.
	0	DHT_EN	Dynamic headroom tracking is disabled.     Dynamic headroom tracking is enabled.

### **Table 19. Limiter Threshold Select**

ADDRESS	BIT	NAME	DESCRIPTION
<u>0x58</u>	0	LMTR_TH_SEL[1:0]	Limiter Threshold Select  00: User-programmable threshold (contents of register 0x59).  01: Threshold is set by SPK_GAIN_MAX.  10–11: Threshold is set by PVDD level.

ADDRESS	BIT	NAME	DESCRIPTION	
	4		Manual Limiter Threshold Setting (Input Referred)	
	_		00000: 0dBFS	
<u>0x59</u>	3		00001: -1dBFS	
	2	LMTR_THC[4:0]	00010: -2dBFS 00011: -3dBFS	
	1	11101: -29dBFS		
	0		11110: -30dBFS 11111: -31dBFS	

**Table 20. Manual Limiter Threshold Settings** 

#### Limiter

The MAX98372 features a programmable limiter that is used to compress large near full-scale signals. The input signal level where the attenuation is applied varies based on how the Limiter Threshold Select register is set.

When LMTR\_TH\_SEL is set to 00, the limiter threshold is user configurable through register LMTR THC. See Table 20.

When LMTR\_TH\_SEL is set to 01, the threshold is determined by SPK\_GAIN\_MAX. <u>Table 21</u> provides the threshold values.

When LMTR\_TH\_SEL is set to 10 or 11, the part looks at the PVDD ADC and the SPK\_GAIN\_MAX setting and determines the maximum output swing that the part can deliver without clipping. Input signals that require more voltage than is available on PVDD are limited to prevent clipping. Filtering can be applied to the PVDD ADC readings used by the limiter with the PVDD\_FILT\_TO\_LMTR bit (Table 9).

The limiter attack and release rates are measured in absolute time and are independent of sample rate. The limiter has its own set of configurable ballistics (Figure 30).

#### **Thermal ADC**

The MAX98372 features a die temperature monitoring ADC. This 6-bit ADC with a 100kHz sample rate reports the die temperature from +100°C to +163°C. THRM\_MIN\_TEMP sets the temperature at which the thermal foldback circuit initially activates. The measurements from the thermal ADC can be filtered before they are used by the thermal foldback circuit, or the values can pass directly without being filtered. THRM\_FILT\_SEL controls the filter selection.

**Table 21. Limiter Threshold** 

SPK_GAIN_MAX SETTING	LMTR_THRESHOLD (dB)
0x0B	0
0x0A	-1
0x09	-2
0x08	-3
0x01	-10
0x00	-11

#### **Thermal Protection**

The MAX98372 continuously monitors die temperature to ensure that the temperature does not exceed the maximum of +150°C (typ). The device can warn the host if die temperature is approaching the limit and turns off the speaker amplifier if the limit is exceeded. The interrupt registers are maintained to ensure that host is alerted of the overtemperature event. Thermal recovery behavior of the device is determined by the state of TDHSN AUTO RESTART bit in the Restart Behavior (0x4D) register. If TSHDN\_AUTO\_RESTART is reset, a drop in the die temperature below the thermal foldback threshold triggers an interrupt to the host, indicating that it is safe to turn on the speaker amplifier and resume audio playback. If TSHDN AUTO RESTART is set, the device will turn on the speaker amplifier when the die temperature drops below the thermal foldback threshold setting.

#### Thermal Foldback

To allow a smoother audio response to high temperature events, the MAX98372 features a thermal foldback loop. As the die temperature rises above a threshold of set by THRM\_MIN\_TEMP register (+120°C by default), the audio path is subjected to increasing attenuation, up to a maximum of -12dB. See Table 23.

**Table 22. Limiter Attack and Release Settings** 

ADDRESS	BIT	NAME	DESCRIPTION	
	5	5  4 LMTR_REL_RATE[2:0]  3	Limiter Release Time Total time required for limiter to fully release 000: 15ms	
	4		001: 40ms 010: 70ms 011: 160ms	
<u>0x55</u>	3		100: 300ms 101: 450ms 110: 600ms 111: 850ms	
	2	LMTR_ATK_RATE[2:0]	Limiter Attack Time  Total time required for limiter to fully attack	
	1		000 - 100: 160μs 101: 320μs	
	0		110: 640µs 111: 1280µs	

### **Table 23. Thermal ADC Measurements**

ADDRESS	BIT	NAME	DESCRIPTION		
	5	THRM_ADC_MEAS[7:0]			
	4		0: 100°C		
0.27	3		1: 101°C		
<u>0x37</u>	2		62: 162°C		
	1		63: 163°C		
	0				
	5	THRM_MIN_TEMP[6:0]	0: 100°C		
	4		1: 101°C		
0.20	3		 20. 420°C (default)		
<u>0x38</u>	2		20: 120°C (default)		
	1		39: 139°C		
	0		40-63: 140°C		
	2	THRM_FILT_SEL[2:0]	000: THRM ADC LPF filter on $f_C = 0.55$ kHz 001: THRM ADC LPF filter on $f_C = 2.15$ kHz		
<u>0x39</u>	1		010: THRM ADC LPF filter on $f_C$ = 4.55kHz 011: Bypass filter (default) 100: THRM ADC peak detect filter on $f_C$ = 0.55kHz 101: THRM ADC peak detect filter on $f_C$ = 2.15kHz 110: THRM ADC peak detect filter on $f_C$ = 4.55kHz 111: Bypass filter		
	0				

The thermal foldback feature can be turned on through the THRM\_FB\_EN bit, default is off ( $\underline{\text{Table 25}}$ ). The release rate of the attenuation and the slope of the effect can be set by the user ( $\underline{\text{Table 24}}$ ), the attack time is fixed at  $10\mu\text{s/dB}$ .

THRM\_HOLD controls how long the temperature must stay on one side of the hysteresis threshold. THRM\_REL controls the release rate of the attenuation applied by the thermal foldback circuit. THRM\_SLOPE controls the amount of attenuation per °C. See Table 24.

Regardless of whether the thermal foldback feature is enabled, the thermal warning bit in the interrupt registers assert and generate an interrupt through the Interrupt Mask register when thermal foldback threshold temperature is crossed.




Figure 15. Thermal Foldback Performance

**Table 24. Thermal Foldback Settings** 

ADDRESS	BIT	NAME	DESCRIPTION		
	7		Thermal Foldback Hold Settings 00: 0ms		
	6	THRM_HOLD[1:0]	01: 20ms 10: 40ms 11: 80ms (default)		
	5	0	Unused: Read back is 0.		
	4	0	Unused: Read back is 0.		
<u>0X36</u>	3	THRM_REL[1:0]	Thermal Foldback Release Times 00: 3ms/dB 01: 10ms/dB		
	2	THINN_NEE[1.0]	10: 100ms/dB 11: 300ms/dB		
	1	THRM_SLOPE[1:0]	Thermal Foldback Slope Settings  00: 0.5dB/°C		
	0		01: 1.0dB/°C 10: 2.0dB/°C 11: Reserved		

### **Table 25. Thermal Foldback Enable**

A	ADDRESS	BIT	NAME	DESCRIPTION	
	<u>0x4C</u>	0	THRM_FB_EN	Thermal Foldback Enable 0: Thermal foldback disabled 1: Thermal foldback enabled	

#### **Automatic Level Control (ALC)**

The MAX98372 automatic level control feature (ALC) reduces the amplifier gain at the PGA if the battery voltage drops below a programmable brownout threshold preventing battery collapse. ALC compares PVDD to the programmable brownout threshold set by ALC TH and ALC RANGE. When PVDD drops below the brownout threshold the ALC reduces amplifier gain at a programmable attack rate and step size set by ALC ATK RATE and ALC ATK STEP. The gain change occurs immediately even when zero-cross detection is enabled. PGA gain reduction is programmable from 1dB to 9dB in 1dB steps below the nominal setting of the GAIN register (register 0x64, ALC\_MAX\_ATTEN). If gain reductions cause the battery voltage to rise above the brownout threshold, the gain reduction stops to a level where PVDD again drops below the brownout threshold after a programmable debounce time set by ALC RLS DBT. The rate at which the gain is restored is set by ALC\_RLS\_RATE and ALC\_ RLS CFG. If the battery supply voltage remains below the brownout threshold after the amplifier gain has been reduced by programmed setting, the speaker amplifier is, by default, muted after a programmable delay time set by ALC MUTE DLY. The battery debounce time ALC RLS DBT is the time the battery must be above the threshold before moving to the RELEASE state either from the MUTE state or the HOLD state. The transition to MUTE can be disabled by resetting the ALC MUTE EN bit. If ALC RLS DBT is set to infinite hold, the gain remains either muted or at the programmed reduction level below the nominal PGA gain setting until the ALS RLS TGR bit is set. When ALC\_MUTE\_EN bit is set the gain remains at programmed reduction value below the PGA gain setting until PVDD rises above the brownout threshold. ALC gain reductions are independent of the minimum attenuation setting of the PGA. If enabled, gain ramping has no effect on ALC attack, release or mute actions. Figure 16-Figure 19 provide examples of how the ALC behaves in four scenarios. If PVDD is held close to the ALC threshold. ALC will be stuck in a state of intermediate attenuation. Intermediate Attenuation means that ALC started to reduce gain but never reaches the programmed maximum attenuation. Gain is constant in this state, inbetween original gain and maximum attenuation as ALC is neither attacking of releasing. Figure 20 shows an example of ALC Intermediate attenuation.




Figure 16. ALC Example 1: Battery Drops Below Brownout Threshold and Quickly Recovers




Figure 17. ALC Example 2: Battery Drops Below Brownout Threshold and Stays Low




Figure 18. ALC Example 3: Battery Drops Below Brownout Threshold and Stays Long Enough for the Amp to Mute (Non-Infinite Hold Time)




Figure 19. ALC Example 4: Battery Drops Below Brownout Threshold and Stays Long Enough for the Amp to Mute (Infinite Hold Time)




Figure 20. ALC Example 5: Immediate Attenuation

**Table 26. ALC Threshold** 

ADDRESS	BIT	NAME	DESCRIPTION		
	7	0	Unused: Read back is 0.		
	6	ALC_RANGE	0: 2-cell operation (default) 1: 3-cell operation		
	5	ALC_EN	0: ALC is not enabled (default) 1: ALC is enabled.		
			Value (Hex)	ALC_RANGE = 0	ALC_RANGE = 1
			00	_	7.80
	4		01	_	7.95
			02	_	8.10
			03	5.5	8.25
			04	5.6	8.40
		ALC_TH[4:0]	05	5.7	8.55
	3		06	5.8	8.70
0x62	3		07	5.9	8.85
0002			08	6.0	9.00
			09	6.1	9.15
			0A	6.2 (default)	9.30 (default)
	2		0B	6.3	9.45
			0C	6.4	9.60
			0D	6.5	9.75
			0E	6.6	9.90
	1		0F	6.7	10.05
			10	6.8	10.20
			11	6.9	10.35
			12	7.0	10.50
			13	7.1	10.65
	0		14	7.2	10.80
			15	7.3	10.95

#### **Table 27. ALC Attack**

ADDRESS	BIT	NAME	DESCRIPTION
	7		ALC Attack step 0: -1 dB step (default)
	6		1: -2 dB Step 2: -3 dB Step 3: -4 dB Step
	5	ALC_ATK_STEP[3:0]	4: -5 dB Step 5: -6 dB Step
0x63	4		6: -7 dB Step 7: -8 dB Step 8: -9 dB Step F: -9 dB Step
	3	0	Unused: Read back is 0.
	2	2 1 ATK_RATE 0	ALC Attack rate 000: 10μs/step (default)
	1		001: 20μs/step 010: 40μs/step 011: 80μs/step
	0		100: 160μs/step 101: 320μs/step 110: 640μs/step 111: 1280μs/step

### **Table 28. ALC Attenuation and Release**

ADDRESS	BIT	NAME	DESCRIPTION
	7		ALC Maximum Gain Reduction Setting (dB) 0000: -1
	6		0001: -2 0010: -3
	5	ALC_MAX_ATTEN[3:0]	0011: -4 0100: -5 0101: -6
	4		0110: -7 0111: -8 1000: -9 (default)
<u>0x64</u>	3	0	Unused: Read back is 0.
	2	ATK_RLS_RATE[2:0]	ALC Release rates (ms/dB) 000: 10 (default) 001: 50
	1		010: 100 011: 250 100: 500
	0		101: 750 110: 1000 111: 1500

**Table 29. ALC Infinite Hold Release** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	ALC_RLS_CFG[1:0]	00: Uses ALC_RLS_RATE[2:0] as defined 01: 8x faster release rate
	6		10: 64x faster release rate 11: 512x faster release rate
	5	0	Unused: Read back is 0.
	4	0	Unused: Read back is 0.
<u>0x65</u>	3	0	Unused: Read back is 0.
	2	0	Unused: Read back is 0.
	1	0	Unused: Read back is 0.
	0	ALC_RLS_TGR	0: Register is self-clearing and always read back as '0' 1: If Infinite HOLD is enabled, write a '1' to unlock the release phase. If infinite HOLD is enabled and a '1' is written while a battery low event is occurring, the gain is NOT released

## **Table 30. ALC Configuration**

ADDRESS	BIT	NAME	DESCRIPTION
	7	ALC_MUTE_EN	0: ALC cannot mute the channel path 1: ALC can mute the channel path (default)
	6		Delay Before Onset of Mute 000: 0.3ms 001: 0.6ms (default)
	5	ALC_MUTE_DLY[2:0]	010: 1ms 011: 3ms 100: 4.5ms
0x66	4		101: 6ms 110: 15ms 111: 30ms
0000	3	0	Unused: Read back is 0.
	2	ALC_RLS_DBT[2:0]	Battery Debounce Time (ms) 000: 10 001: 100
	0		010: 250 (default) 011: 500 100: 0.01
			101: 0.1 110: 1 111: Infinite hold

#### **DOUT Operation and Data format**

The MAX98372 features a bidirectional DOUT pin to provide feedback data to the applications processor and other MAX98372s. The data output from DOUT shares the status of amplifier DHT, thermal foldback adjustments, and ALC status. The data format used to frame the data carried on DOUT is the same as the data format of the input data on the DIN pin. The DOUT pin only drives out during the slot assigned to the amplifier by TX\_CH#\_EN

bit. At all other times, the pin is an input (to allow other devices to drive the DOUT signal).

The data output on the DOUT pin is structured as shown in Figure 21.

Where DHT\_INFO[7:0] contains the DHT attenuation (in dB), THERM\_INFO [5:0] contains the thermal foldback attenuation, and ALC[0] contains transmitter devices' ALC comparator status broadcast out to other amplifiers on the same bus. It is decoded as shown in Figure 21.

Table 31. DHT INFO

VALUE	DECODE (dB)
0	-95.625
1	-95.25
2	-94.875
	0.375 (steps)
253	-0.750
254	-0.375
255	0

Table 32. THERM INFO

VALUE	DECODE (°C)
0	No thermal adjustment needed
1	+1
2	+2
	1 (steps)
61	+61
62	+62
63	+63

Note: X are padding bits and zeros that make up the remaining bits in the rest of the frame.




Figure 21. DOUT Data Structure

#### **Table 33. Thermal and DHT Link Enables**

ADDRESS	BIT	NAME	DESCRIPTION
	2	ALC_LINK_EN	0: Disable ALC link. 1: Enable ALC link.
<u>0x4E</u>	1	THRM_LINK_EN	0: Disable THRM link. 1: Enable THRM link.
	0	DHT_LINK_EN	0: Disable DHT link. 1: Enable DHT link.

The THRM\_LINK\_EN, DHT\_LINK\_EN, and ALC\_LINK\_EN are intended to be used as the global enables of receive data function of the ICC. It should also be noted that for the ICC to function properly ICC\_OC\_ENA bit in register 0x5C must be set to 1 so that the overcurrent protection on DOUT is enabled.

#### **Interchip Communication**

The MAX98372 features an interchip communication (ICC) bus that facilitates synchronized gain adjustments between groups of MAX98372 amplifiers.

#### **Multiamplifier Grouping**

By setting registers 0x3A through register 0x3F, registers 0x60 and 0x61, it is possible to group MAX98372 amplifiers so that any gain adjustments due to DHT and/or thermal foldback and/or ALC status are synchronized.

Each amplifier is configured by a register setting to monitor DOUT during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for RX enables. Each individual amplifier must also have only one TX\_CH# enable set as well as the corresponding RX CH# enable.

For example, if there are four amplifiers and two groups are needed, then one configuration may be that amplifiers 1 and 3 would belong to one group and amplifiers 2 and

4 belong to another. Assign amplifier 1 to broadcast on slot 0 through the TX CH0 EN bit enable and amplifier 3 to broadcast on slot 2 through the TX CH2 EN bit. Then configure both amplifiers to enable RX enable to listen to both slots 0 and 2, so both amplifiers would have RX DHT\_CH0\_EN and RX\_DHT\_CH2\_EN enabled. While this configuration groups the amplifier in the same DHT group, there is another set of grouping registers for thermal foldback. These registers can be configured identically or differently to accommodate the desired behavior. To configure the second group, set amplifier 2 to broadcast on slot 1 through TX CH1 EN and set amplifier 4 to broadcast on slot 3 through TX CH3 EN. Then configure both amplifiers to enable RX enable to listen to both slots 1 and 3, so both amps would have RX DHT CH1 EN and RX DHT CH3 EN enabled.

By definition, the minimum size of a group is two amplifiers, so the maximum number of groups that is supported is eight. A group can contain as many as 16 amplifiers, but then only one group is supported.

It is a requirement of the host processor to ensure that the RX register bits are set to the same values across all amplifiers intended to be used in a group. Devices in the same DHT group must also be configured with the same DHT parameters (SPK\_GAIN\_MAX, RP, and ballistics) to achieve a balanced response across the group. The same is true of the THERM group and ALC group.

**Table 34. InterChip Communication Configuration** 

ADDRESS	BIT	NAME	DESCRIPTION
	6	ICC_OC_ENA	Disable overcurrent protection on DOUT.     Enable overcurrent protection on DOUT.
	5	ICC_DOUTEN_EXTFF	Disable faster drive enable of the DOUT.     Enable faster drive enable of the DOUT for the ICC with BCLK rate greater than 12.288MHz.
	4	ICC_DOUT_EXTFF	Disable faster drive of the DOUT.     Enable faster drive of the DOUT for the ICC with BCLK rate greater than 12.288MHz.
<u>0x5C</u>	3	- ICC_PAD_CTRL[3:0]	DOUT Drive Strength Control 0000: 1 (default) 0001 and 0010: 7/8
	2		0011 and 0100: 3/4 0101 and 0110: 5/8
	1		0111 and 1000: 1/2 1001 and 1010: 3/8 1011 and 1100: 1/4
	0		1101: 1/8 1110: 1/8 with Miller slew rate reduction (improves EMI) 1111: off

#### **Double Data Drive**

If the shared DOUT trace has a high capacitance that needs to be driven at high speed then the double-data drive feature can be used. This gives a longer drive time for each device.

When the BCLK is less than or equal to 25MHz, DOUT can be clocked with standard clocking: data changes on the falling edge and is valid on the rising edge of each BCLK (Table 35).

When the BCLK is greater than 25MHz, DOUT should be clocked using a double-data drive method: data changes on the falling edge and is valid on the second rising edge.

In this way, the DOUT data transfer rate is effectively half of the BCLK speed. This is accomplished by setting DRIVE MODE = 1.

This has implications for the supported slot lengths. When double-data drive is enabled, only 32-bit slot lengths are permitted.

Additional MAX98372 devices correctly interpret the double-data drive format (if enabled). Any other attached hardware, such as an applications processor, which is expecting standard timing, needs to ensure that it omits away the information captured on the nonvalid rising edge each time and reconstruct the samples accordingly.

**Table 35. DOUT Double Data Drive Mode** 

ADDRESS	BIT	NAME	DESCRIPTION
0x40	3	DRIVE_MODE	Single data drive (default)     Double data drive




Figure 22. Single Data Drive




Figure 23. Double Data Drive illustration

**Table 36. DOUT DHT Receive Channel Configuration** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	RXDHT_CH7_EN	0: DHT receive channel 7 is disabled. 1: DHT receive channel 7 is enabled.
	6	RXDHT_CH6_EN	0: DHT receive channel 6 is disabled. 1: DHT receive channel 6 is enabled.
	5	RXDHT_CH5_EN	DHT receive channel 5 is disabled.     DHT receive channel 5 is enabled.
0x3A	4	RXDHT_CH4_EN	0: DHT receive channel 4 is disabled. 1: DHT receive channel 4 is enabled.
<u> </u>	3	RXDHT_CH3_EN	DHT receive channel 3 is disabled.     DHT receive channel 3 is enabled.
	2	RXDHT_CH2_EN	DHT receive channel 2 is disabled.     DHT receive channel 2 is enabled.
	1	RXDHT_CH1_EN	DHT receive channel 1 is disabled.     DHT receive channel 1 is enabled.
	0	RXDHT_CH0_EN	DHT receive channel 0 is disabled.     DHT receive channel 0 is enabled.
	7	RXDHT_CH15_EN	0: DHT receive channel 15 is disabled. 1: DHT receive channel 15 is enabled.
	6	RXDHT_CH14_EN	0: DHT receive channel 14 is disabled. 1: DHT receive channel 14 is enabled.
	5	RXDHT_CH13_EN	0: DHT receive channel 13 is disabled. 1: DHT receive channel 13 is enabled.
0x3B	4	RXDHT_CH12_EN	0: DHT receive channel 12 is disabled. 1: DHT receive channel 12 is enabled.
0836	3	RXDHT_CH11_EN	DHT receive channel 11 is disabled.     DHT receive channel 11 is enabled.
	2	RXDHT_CH10_EN	0: DHT receive channel 10 is disabled. 1: DHT receive channel 10 is enabled.
	1	RXDHT_CH9_EN	0: DHT receive channel 9 is disabled. 1: DHT receive channel 9 is enabled.
	0	RXDHT_CH8_EN	0: DHT receive channel 8 is disabled. 1: DHT receive channel 8 is enabled.

**Table 37. DOUT Thermal Foldback Receive Channel Configuration** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	RXTHM_CH7_EN	0: THRM FB receive channel 7 is disabled. 1: THRM FB receive channel 7 is enabled.
	6	RXTHM_CH6_EN	0: THRM FB receive channel 6 is disabled. 1: THRM FB receive channel 6 is enabled.
	5	RXTHM_CH5_EN	0: THRM FB receive channel 5 is disabled.  1: THRM FB receive channel 5 is enabled.
0x3C	4	RXTHM_CH4_EN	0: THRM FB receive channel 4 is disabled. 1: THRM FB receive channel 4 is enabled.
0.00	3	RXTHM_CH3_EN	0: THRM FB receive channel 3 is disabled. 1: THRM FB receive channel 3 is enabled.
	2	RXTHM_CH2_EN	0: THRM FB receive channel 2 is disabled. 1: THRM FB receive channel 2 is enabled.
	1	RXTHM_CH1_EN	0: THRM FB receive channel 1 is disabled. 1: THRM FB receive channel 1 is enabled.
	0	RXTHM_CH0_EN	0: THRM FB receive channel 0 is disabled. 1: THRM FB receive channel 0 is enabled.
	7	RXTHM_CH15_EN	0: THRM FB receive channel 15 is disabled. 1: THRM FB receive channel 15 is enabled.
	6	RXTHM_CH14_EN	0: THRM FB receive channel 14 is disabled. 1: THRM FB receive channel 14 is enabled.
	5	RXTHM_CH13_EN	0: THRM FB receive channel 13 is disabled. 1: THRM FB receive channel 13 is enabled.
0v2D	4	RXTHM_CH12_EN	0: THRM FB receive channel 12 is disabled. 1: THRM FB receive channel 12 is enabled.
<u>0x3D</u>	3	RXTHM_CH11_EN	0: THRM FB receive channel 11 is disabled. 1: THRM FB receive channel 11 is enabled.
	2	RXTHM_CH10_EN	0: THRM FB receive channel 10 is disabled. 1: THRM FB receive channel 10 is enabled.
	1	RXTHM_CH9_EN	0: THRM FB receive channel 9 is disabled. 1: THRM FB receive channel 9 is enabled.
	0	RXTHM_CH8_EN	0: THRM FB receive channel 8 is disabled. 1: THRM FB receive channel 8 is enabled.

**Table 38. DOUT Transmit Channel Configuration** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	TX_CH7_EN	0: Transmit channel 7 is disabled. 1: Transmit channel 7 is enabled.
	6	TX_CH6_EN	Transmit channel 6 is disabled.     Transmit channel 6 is enabled.
	5	TX_CH5_EN	Transmit channel 5 is disabled.     Transmit channel 5 is enabled.
0x3E	4	TX_CH4_EN	Transmit channel 4 is disabled.     Transmit channel 4 is enabled.
<u> </u>	3	TX_CH3_EN	Transmit channel 3 is disabled.     Transmit channel 3 is enabled.
	2	TX_CH2_EN	Transmit channel 2 is disabled.     Transmit channel 2 is enabled.
	1	TX_CH1_EN	Transmit channel 1 is disabled.     Transmit channel 1 is enabled.
	0	TX_CH0_EN	Transmit channel 0 is disabled.     Transmit channel 0 is enabled.
	7	TX_CH15_EN	Transmit channel 15 is disabled.     Transmit channel 15 is enabled.
	6	TX_CH14_EN	Transmit channel 14 is disabled.     Transmit channel 14 is enabled.
	5	TX_CH13_EN	Transmit channel 13 is disabled.     Transmit channel 13 is enabled.
0v2E	4	TX_CH12_EN	Transmit channel 12 is disabled.     Transmit channel 12 is enabled.
<u>0x3F</u>	3	TX_CH11_EN	Transmit channel 11 is disabled.     Transmit channel 11 is enabled.
	2	TX_CH10_EN	0: Transmit channel 10 is disabled. 1: Transmit channel 10 is enabled.
	1	TX_CH9_EN	0: Transmit channel 9 is disabled. 1: Transmit channel 9 is enabled.
	0	TX_CH8_EN	0: Transmit channel 8 is disabled. 1: Transmit channel 8 is enabled.

**Table 39. DOUT ALC Receive Channel Configuration** 

ADDRESS	BIT	NAME	DESCRIPTION
	7	RXALC_CH7_EN	0: ALC FB receive channel 7 is disabled. 1: ALC FB receive channel 7 is enabled.
	6	RXALC_CH6_EN	0: ALC FB receive channel 6 is disabled. 1: ALC FB receive channel 6 is enabled.
	5	RXALC_CH5_EN	0: ALC FB receive channel 5 is disabled. 1: ALC FB receive channel 5 is enabled.
0x60	4	RXALC_CH4_EN	0: ALC FB receive channel 4 is disabled. 1: ALC FB receive channel 4 is enabled.
0.00	3	RXALC_CH3_EN	0: ALC FB receive channel 3 is disabled. 1: ALC FB receive channel 3 is enabled.
	2	RXALC_CH2_EN	0: ALC FB receive channel 2 is disabled. 1: ALC FB receive channel 2 is enabled.
	1	RXALC_CH1_EN	0: ALC FB receive channel 1 is disabled. 1: ALC FB receive channel 1 is enabled.
	0	RXALC_CH0_EN	0: ALC FB receive channel 0 is disabled. 1: ALC FB receive channel 0 is enabled.
	7	RXALC_CH15_EN	0: ALC FB receive channel 15 is disabled. 1: ALC FB receive channel 15 is enabled.
	6	RXALC_CH14_EN	0: ALC FB receive channel 14 is disabled. 1: ALC FB receive channel 14 is enabled.
	5	RXALC_CH13_EN	0: ALC FB receive channel 13 is disabled. 1: ALC FB receive channel 13 is enabled.
0v61	4	RXALC_CH12_EN	0: ALC FB receive channel 12 is disabled. 1: ALC FB receive channel 12 is enabled.
<u>0x61</u>	3	RXALC_CH11_EN	0: ALC FB receive channel 11 is disabled. 1: ALC FB receive channel 11 is enabled.
	2	RXALC_CH10_EN	0: ALC FB receive channel 10 is disabled. 1: ALC FB receive channel 10 is enabled.
	1	RXALC_CH9_EN	0: ALC FB receive channel 9 is disabled. 1: ALC FB receive channel 9 is enabled.
	0	RXALC_CH8_EN	0: ALC FB receive channel 8 is disabled. 1: ALC FB receive channel 8 is enabled.

### **Table 40. Extra BCLK Cycle Configuration**

ADDRESS	BIT	NAME	DESCRIPTION
<u>0x41</u>	1	TX_EXTRA_HIZ	Extra BCLK cycles are driven to zero.     Extra BCLK cycles are driven to high impedance.

### **Table 41. Manual High-Impedance Mode Configuration**

ADDRESS	BIT	NAME	DESCRIPTION
	7	TX_CH7_HIZ	Transmit Channel 7 outputs data/zeros.     Transmit Channel 7 outputs high impedance.
	6	TX_CH6_HIZ	Transmit Channel 6 outputs data/zeros.     Transmit Channel 6 outputs high impedance.
	5	TX_CH5_HIZ	Transmit Channel 5 outputs data/zeros.     Transmit Channel 5 outputs high impedance.
0X42	4	TX_CH4_HIZ	Transmit Channel 4 outputs data/zeros.     Transmit Channel 4 is enabled.
0/42	3	TX_CH3_HIZ	Transmit Channel 3 outputs data/zeros.     Transmit Channel 3 outputs high impedance.
	2	TX_CH2_HIZ	Transmit Channel 2 outputs data/zeros.     Transmit Channel 2 outputs high impedance.
	1	TX_CH1_HIZ	Transmit Channel 1 outputs data/zeros.     Transmit Channel 1 outputs high impedance.
	0	TX_CH0_HIZ	Transmit Channel 0 outputs data/zeros.     Transmit Channel 0 outputs high impedance.
	7	TX_CH15_HIZ	Transmit Channel 15 outputs data/zeros.     Transmit Channel 15 outputs high impedance.
	6	TX_CH14_HIZ	Transmit Channel 14 outputs data/zeros.     Transmit Channel 14 outputs high impedance.
	5	TX_CH13_HIZ	Transmit Channel 13 outputs data/zeros.     Transmit Channel 13 outputs high impedance.
0x43	4	TX_CH12_HIZ	0: Transmit Channel 12 outputs data/zeros. 1: Transmit Channel 12 outputs high impedance.
0.43	3	TX_CH11_HIZ	0: Transmit Channel 11 outputs data/zeros. 1: Transmit Channel 11 outputs high impedance.
	2	TX_CH10_HIZ	Transmit Channel 10 outputs data/zeros.     Transmit Channel 10 outputs high impedance.
	1	TX_CH9_HIZ	Transmit Channel 9 outputs data/zeros.     Transmit Channel 9 outputs high impedance.
	0	TX_CH8_HIZ	Transmit Channel 8 outputs data/zeros.     Transmit Channel 8 outputs high impedance.

#### **Class D Output Stage**

The MAX98372 Class D output stage with active emissions limiting and spread spectrum provides optimum suppression and control of output switching harmonics that most directly contribute to EMI and radiated emissions. Programmable speaker edge rate control is available to help tweak EMI performance. As the edge rate increases the efficiency goes up slightly, and as the edge

rate slows the efficiency goes down. Set the speaker edge rate with bits SPK EDGE bits in register 0x4A.

The default Class D output switching frequency is 472kHz for the best THD performance. To trade off THD performance for higher efficiency the output switching frequency can be set to 330kHz by setting SPK SWCLK to 1.

Chnages to the SPK\_EN bit should only be made when Global Enable (EN) is set low. See  $\underline{\text{Table 42}}$  for speaker configuration.

**Table 42. Speaker Configuration** 

ADDRESS	BIT	NAME	DESCRIPTION	
	7	SPK_SWCLK	Class D output Switching Frequency Select  0: Speaker switching frequency is set to 472kHz (default).  1: Speaker switching frequency is set to 330kHz.	
	6	0	Unused: Read back is 0.	
	5	SPK SSM[1:0]	Speaker Spread Spectrum Modulation Control	
	4		00: SSM is disabled (default) 10: SSM is enabled	
<u>0x4A</u>	3		Programmable Speaker Edge Rate Control 00: Nominal edge rate (default)	
	2	SPK_EDGE[1:0]	01: +15% faster edge rate 10: -40% slower edge rate 11: -20% slower edge rate	
	1	0	Unused: Read back is 0.	
	0	SPK_EN	Speaker Amplifier Enable 0: Speaker amplifier is disabled (default). 1: Speaker amplifier is enabled	

#### **Ultra-Low EMI Filterless Output Stage**

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet electromagnetic-interference (EMI) regulation standards. The active emissions limiting edge-rate control circuitry reduce EMI emissions so that with 12in of speaker cable the MAX98372 passes the EN55022B standard without the need for external filtering components.

Maxim's spread-spectrum modulation mode flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The ICs' spread-spectrum modulator randomly varies the switching frequency by as much as ±18.6kHz around 330kHz center frequency, or by ±39.4kHz around 478.75kHz center frequency. Above 10MHz, the wideband spectrum looks like noise for EMI purposes.




Figure 24. EMI Plot 1: 12in,  $8\Omega$ , 16V,  $\frac{1}{2}$  Power, No Ferrite Bead, Edge Rate +15%




Figure 25. EMI Plot 2: 12in, 4Ω, 16V, ½ Power, No Ferrite Bead, Edge Rate +15%




Figure 26. EMI Plot 3: 12in,  $8\Omega$ , 16V,  $\frac{1}{2}$  Power, Ferrite Bead




Figure 27. EMI Plot 4: 12in,  $4\Omega$ , 16V,  $\frac{1}{2}$  Power, Ferrite Bead

ADDRESS	BIT	NAME	С	DESCRIPTION	
	7	0	Unused: Read back is 0.		
	6	0	Unused: Read back is 0.		
5 0 Unused: Read back is 0.					
	4	0	Unused: Read back is 0.		
	3	0	Unused: Read back is 0.		
		SSW WODINDEY	Spread Spectrum Modulation Index Selection		
0x49	2		SSM_MODINDEX	Modulation	
			0x0	$\pm 7.7\%$ & $\pm 3.8\%$	
			0x1 (Default)	$\pm 6.4\%$ & $\pm 3.8\%$	
	4	SSM_MODINDEX 1	0x2	$\pm 5.1\%$ & $\pm 2.6\%$	
	1		0x3	±3.8% & ±2.6%	
	0		0x4	±2.6% & ±1.3%	
	0		0x5	±1.3% & ±1.3%	

**Table 43. Spread-Spectrum Modulation Configuration** 

#### V<sub>DVDD</sub> and V<sub>PVDD</sub> UVLO

The MAX98372 monitors both DVDD and PVDD for low voltage conditions that would prevent the speaker amplifier from operating normally. If the voltage on DVDD drops below the DVDD-UVLO threshold ( $V_{DVDD-UVLO}$ ), the device is placed in hardware shutdown. All the I²C internal registers reset to their default values. The device can be commanded to leave this state through the I²C command if the voltage on DVDD later exceeds the  $V_{DVDD-UVLO}$  threshold.

If the voltage PVDD drops below the PVDD-UVLO threshold, the audio output is muted to prevent the PVDD supply from being used by the amplifier. If the voltage on PVDD later exceeds the  $V_{\mbox{PVDD-UVLO}}$  threshold, the device can be commanded to unmute through the I²C command.

#### **Click-and-Pop Suppression**

The MAX98372 speaker amplifier features Maxim's comprehensive click-and-pop suppression. During power-up and power-down, the click-and-pop suppression circuitry reduces any audible transient sources internal to the device.

At startup, the PGA gain is automatically ramped from mute to the desired setting at a rate of  $200\mu s/dB$ . Similarly, the gain is ramped down to mute at shutdown at the same rate. For faster startup and shutdown, disable gain ramping.

During normal operation, any requested gain changes are ramped from the old value to the new value at a value determined by the ballistics within the volume control block.

#### **Amplifier Current Limit**

The MAX98372 features current limit protection that protects the device against shorts. If the output current of the speaker amplifier exceeds the current limit (6A typ) the IC disables the outputs for approximately 100µs. After 100ms, the outputs are reenabled. If the fault condition still exists, the IC continues to disable and reenable the outputs until the fault condition is removed. Set OVC\_SEL low to disable this behavior (Table 44). The current limit protects against both high-current and short-circuit events.

#### Thermal Shutdown Recovery

When the temperate of the die exceeds +150°C, the part enters thermal shutdown. However, the MAX98372 features a configurable thermal shutdown autorecovery mode. When the die temperate has decreased by 30°C from the thermal shutdown event, the MAX98372 attempts to resume the previous operating state. Set TSHDN\_AUTO\_RESTART high to enable autorecovery mode (Table 44).

#### **Output Sensing When Using Ferrites**

The MAX98372 features two remote sensing pins OUTN\_SNS and OUTP\_SNS. Remotely sensing the voltage at the load provides a THD+N advantage over sensing at the DUT output when ferrite beads are used (Figure 29). The remote sense lines connect the output signal at the load to the inverting terminal of the internal error amplifier of the Class D (Figure 28). Ferrites are highly nonlinear so sensing at the load versus at the output pins ensures that any signal degradation caused by the filtering components is appropriately compensated.

However, in many applications, there may not be a need to filter the output with a ferrite bead.

#### **Clocking Architecture**

The MAX98372 includes a flexible clocking architecture and operation with no MCLK input.

A configurable internal clock monitor circuit monitors the internal clock source (BCLK) and automatically places the device in software shutdown if the clock source is removed. Set CMON\_ENA high to enable the clock monitor. This prevents unwanted signals from being applied to the speaker during a fault condition. When CMON\_AUTO\_RESTART is high, the device automatically returns to normal operation when the clock source is subsequently reapplied (Table 44).

#### Reset

The MAX98372 features an active-low hardware reset. When the voltage-on reset is pulled low, the part enters global shutdown. To reenable the part, the reset pin must be pulled high and a global enable I<sup>2</sup>C command must be issued.

#### **Hardware Reset**

When the reset pin is pulled low, the device is in its lowest power-down state and communication over I<sup>2</sup>C is not possible. After exiting reset mode, all registers are set to their default POR values.

Also, if DVDD is removed while PVDD is still applied, the device goes into a hardware shutdown mode and communication through I<sup>2</sup>C is not possible.




Figure 28. Typical Application Circuit with Ferrites Beads Used




Figure 29. THD Performance Improvement Enabled by Remote Sensing

## **Table 44. Clock Monitor Configuration**

ADDRESS	BIT	NAME	DESCRIPTION
	3	CMON_AUTO_RESTART	Device does not restart after a clock monitor event (default).     Device restarts automatically when BCLK is restarted.
0v4D	2	CMON_ENA	Clock monitor is disabled (default).     Clock monitor is enabled.
<u>0x4D</u>	1	OVC_SEL	O: Current limit recovery is in manual mode (default).     Current limit recovery is in autorecovery mode.
0 TSDHN_AUTO_RES		TSDHN_AUTO_RESTART	Thermal-protection recovery is in manual mode (default).     Thermal-protection recovery is in autorecovery mode.

### **Table 45. Reset Register**

ADDRESS	BIT	NAME	DESCRIPTION
<u>0x51</u>	0	RST	Reset 0: No action is taken. 1: Reset. All registers return to their POR (default) values.

### **Table 46. Global Enable Register**

ADDRESS	BIT	NAME	DESCRIPTION
<u>0x50</u>	0	EN	Global Enable: 0: Disabled 1: Enabled

#### **Software Reset**

Write 1 to bit 0 of register 0x51 to trigger a software reset. Software reset is used to return most registers to their default (POR) states. Biquad equalizer coefficients are not reset.

The software reset register is a write only register. As a result, a read of this register always returns 0x00. Writing logic-high to RST triggers a software register reset, while writing a logic-low to RST has no effect.

Also if PVDD is removed while DVDD is still applied the device goes into software shutdown mode where all blocks are disabled except I<sup>2</sup>C control block.

#### I<sup>2</sup>C Serial Interface

The MAX98372 features an I<sup>2</sup>C 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the IC and the master at clock rates up to 400kHz. Figure 30 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the IC by transmitting the proper slave address followed by the register address and then the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the IC is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the IC transmits the proper slave address followed by a series of nine SCL pulses. The IC transmits data on SDA in sync with the master-

generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START (S) or REPEATED START (Sr) condition, a not acknowledge, and a STOP (P) condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than  $500\Omega$ , is required on SDA. SCL operates only as an input. A pullup resistor, typically greater than  $500\Omega$ , is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the IC from high voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.

#### **Bit Transfer**

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals. See the *START* and *STOP* Conditions section.

#### **START and STOP Conditions**

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with CL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 30). A START condition from the master signals the beginning of a transmission to the IC. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.




Figure 30. START, STOP, and REPEATED START Conditions

#### **Early Stop Conditions**

The IC recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

#### **Slave Address**

The slave address is defined as the seven most significant bits (MSBs) followed by the read/write bit. For the IC, the seven most significant bits are programmable through the ADDR1 and ADDR0 bumps. Setting the read/write bit to 1 configures the IC for read mode. Setting the read/write bit to 0 configures the IC for write mode. The slave




Figure 31. Acknowledge

address is the first byte of information sent to the IC after the START condition.

#### **Acknowledge**

The acknowledge bit (ACK) is a clocked 9th bit that the IC uses to handshake receipt each byte of data when in write mode Figure 31. The IC pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master reattempts communication. The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the IC is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the IC, followed by a STOP condition.

#### **Write Data Format**

A write to the IC includes transmission of a START condition, the slave address with the R/W bit set to 0, one byte of data to configure the internal register address pointer, one or more bytes of data, and a STOP condition. Figure 32 illustrates the proper frame format for writing one byte of data to the IC. Figure 33 illustrates the frame format for writing n-bytes of data to the IC.




Figure 32. Writing One Byte of Data to the MAX98372




Figure 33. n-Bytes of Data to the MAX98372

The slave address with the R/W bit set to 0 indicates that the master intends to write data to the IC. The IC acknowledges receipt of the address byte during the master-generated 9th SCL pulse.

The second byte transmitted from the master configures the IC's internal register address pointer. The pointer tells the IC where to write the next byte of data. An acknowledge pulse is sent by the IC upon receipt of the address pointer data.

The third byte sent to the IC contains the data that is written to the chosen register. An acknowledge pulse from the IC signals receipt of the data byte. The address pointer autoincrements to the next register address after each received data byte. This autoincrement feature allows a master to write to sequential registers within one continuous frame. The master signals the end of transmission by issuing a STOP condition.

#### **Read Data Format**

Send the slave address with the R/W bit set to 1 to initiate a read operation. The IC acknowledges receipt of its slave address by pulling SDA low during the 9th SCL clock pulse. A START command followed by a read command resets the address pointer to register 0x00.

The first byte transmitted from the IC is the content of register 0x00. Transmitted data is valid on the rising edge of SCL. The address pointer autoincrements after each read data byte. This autoincrement feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued followed by another read operation, the first data byte to be read is from register 0x00.

The address pointer can be preset to a specific register before a read command is issued. The master presets the address pointer by first sending the IC's slave address with the R/W bit set to 0 followed by the register address. A REPEATED START condition is then sent followed by the slave address with the R/W bit set to 1. The IC then transmits the contents of the specified register. The address pointer autoincrements after transmitting the first byte.

The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition. Figure 34 illustrates the frame format for reading one byte from the IC. Figure 35 illustrates the frame format for reading multiple bytes from the IC.




Figure 34. Reading One Byte of Data from the MAX98372




Figure 35. Reading n-Bytes of Data from the MAX98372

#### I<sup>2</sup>C Slave Addresses

The MAX98372 is configured using the I<sup>2</sup>C control bus. The addresses effectively allow unique audio endpoint destinations in systems that use multiples of the device. The IC uses hardware select slave addresses determined by the configuration of ADDR0, ADDR1 as shown in Table 47. See the I<sup>2</sup>C Serial Interface section for a complete interface description.

#### **Applications Information**

#### **Layout and Grounding**

Proper layout and grounding are essential for optimum performance. Use at least 4 PCB layers, and add thermal vias to the ground/power plane close to the MAX98372 to ensure good thermal performance and high-end output power. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal. Ground the power signals and the analog signals of the IC separately at the system ground plane, to prevent switching interference from corrupting sensitive analog signals.

Place the recommended supply decoupling capacitors as close as possible to the IC. The PVDD-to-PGND connection must be kept short and should have minimum trace length and loop area to ensure optimumal performance.

Use wide, low-resistance output, supply and ground traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a  $4\Omega$  load through a  $100m\Omega$  trace, 49mW is consumed in the trace. If power is delivered through a  $10m\Omega$  trace, only 5mW is consumed in the trace. Wide output, supply, and ground traces also improve the power dissipation of the device.

The MAX98372 is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on the top and bottom PCB planes.

The MAX98372 TQFN package features an exposed thermal pad on its underside. Connect the exposed thermal pad to AGND.

It is generally advisable to follow the layout of the MAX98372 evaluation kit as closely as is practical in the application.

Thermal and performance measurements shown in this data sheet were measured with a 6-layer board with 2 signal layers and 4 ground layers. As a result, the EV kit performance is likely better than what can be achieved with a JEDEC standard board.

Table 47. ADDR I<sup>2</sup>C Address Select

ADDR1	ADDR0	I <sup>2</sup> C WRITE ADDRESS SELECT
ADDR1 connected to DVDD	ADDR0 connected to DGND	0x62
ADDR1 connected to DGND	ADDR0 connected to DGND	0x64
ADDR1 connected to SDA	ADDR0 connected to DGND	0x66
ADDR1 connected to SCL	ADDR0 connected to DGND	0x68
ADDR1 connected to DVDD	ADDR0 connected to SDA	0x6A
ADDR1 connected to DGND	ADDR0 connected to SDA	0x6C
ADDR1 connected to SDA	ADDR0 connected to SDA	0x6E
ADDR1 connected to SCL	ADDR0 connected to SDA	0x70
ADDR1 connected to DVDD	ADDR0 connected to DVDD	0x72
ADDR1 connected to DGND	ADDR0 connected to DVDD	0x74
ADDR1 connected to SDA	ADDR0 connected to DVDD	0x76
ADDR1 connected to SCL	ADDR0 connected to DVDD	0x78
ADDR1 connected to DVDD	ADDR0 connected to SCL	0x7A
ADDR1 connected to DGND	ADDR0 connected to SCL	0x7C
ADDR1 connected to SDA	ADDR0 connected to SCL	0x7E
ADDR1 connected to SCL	ADDR0 connected to SCL	0x80

Table 48. Recommended E	xternal Com	ponents
-------------------------	-------------	---------

ВИМР	VALUE (μF)	SIZE	VOLTAGE RATING (V)	DIELECTRIC
PVDD	10	0603	50	X5R
PVDD	10	0603	50	X5R
PVDD	0.1	0402	25	X5R
PVDD	0.1	0402	25	X5R
PVDD	220	_	35	Alum-Elec
V <sub>REFC</sub>	1	0201	6.3	X5R
DVDD	1	0201	6.3	X5R
ĪRQ	10	0201	_	_

#### **WLP Applications Information**

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: *Wafer-Level Packaging (WLP) and Its Applications*. The recommended PCB pad size is 0.23mm.

#### **Startup Sequence**

- 1) Apply the nominal voltage to the DVDD and PVDD pins.
- 2) Apply logic-high to the RESET pin and wait at least 500µs for I<sup>2</sup>C communication to become available.
- 3) Program the device to the desired mode of operation.
  - Program the digital audio interface inputs and outputs.
  - Program the speaker output amplifier gain and set SPK EN (this bit must only be toggled when EN is low).
  - · Program the PVDD and thermal ADC.
  - · Program the DHT and thermal foldback.
  - · Set global enable (EN) high.
- 4) Digital audio data (PCM) can be applied to the IC before or after the global enable is set high.
  - When applying an audio signal to an active IC, the signal should be ramped.

#### **Shutdown Sequence**

- 1) Set global enable (EN) low.
- 2) Remove digital audio (PCM) clocks.
- 3) Apply logic-low signal to RESET pin.
- 4) Remove power from PVDD and DVDD pins.





Figure 36. MAX98372+ WLP Ball Dimensions

## **Typical Application Circuit**



### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX98372EWV+	-40°C to +85°C	30 WLP
MAX98372EWV+T	-40°C to +85°C	30 WLP
MAX98372ETJ+	-40°C to +85°C	32 TQFN
MAX98372ETJ+T	-40°C to +85°C	32 TQFN


 $<sup>+</sup> Denotes\ a\ lead (Pb) \hbox{-} free/RoHS\hbox{-} compliant\ package.$ 

T = Tape and reel.

#### **Package Information**


For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.		
30 WLP	W302G2+1	21-100002	Refer to Application Note 1891		
32 TQFN	T3255+4C	21-0140	90-0012		



#### **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



### **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

	COMMON DIMENSIONS														
PKG.	16	L 5	×5	20	DL 5	×5	28L 5x5		32L 5×5		40L 5×5		×5		
SYMBOL	MIN.	N□M.	MAX.	MIN.	NDM.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0.2	20 RE	F.	0.2	0.20 REF. 0.20 R		20 RE	F.	0.20 REF.		0.20 REF.				
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	5	.00 B	SC	5	.00 B	SC	5.00 BSC		5.00 BSC		5.00 BSC				
E	5	.00 BS	SC	5.00 BSC		5.00 BSC		5.00 BSC		5.00 BSC					
е	0.	80 BS	SC.	0.65 BSC.		0.50 BSC.		0.	50 BS	SC.	0.40 BSC.		SC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	_
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		16			20		28		32		40				
ND		4		5			7			8		10			
NE		4		5			7			8		10			
JEDEC	\	WHHB		١	√HHC		WHHD-1 WHHD-2								
	DIMENSION VARIATION														

DIMENSION VARIATION								
PKG.		D2		E2			L	
CODES	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	±0.10	
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-4C	3.00	3.10	3.20	3.00	3.10	3.20		
T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-5C	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-6	2.00	2.10	2.20	2.00	2.10	2.20		
T3255-6C	2.00	2.10	2.20	2.00	2.10	2.20		
T3255-7	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-7C	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-8	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-8C	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-9	3.30	3.40	3.50	3.30	3.40	3.50		
T3255M-5	3.00	3.10	3.20	3.00	3.10	3.20		
T3255MK-1	3.00	3.10	3.20	3.00	3.10	3.20		
T3255MK-2	3.00	3.10	3.20	3.00	3.10	3.20		
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T4055-1	3.40	3.50	3.60	3.40	3.50	3.60		
T4055-1C	3.40	3.50	3.60	3.40	3.50	3.60		
T4055-2	3.40	3.50	3.60	3.40	3.50	3.60		
T4055-2C	3.40	3.50	3.60	3,40	3.50	3.60		

DIMENSION VARIATION							
PKG.		D2			E2		L
CODES	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	±0.10
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	
T1655-2C	3.00	3.10	3.20	3.00	3.10	3.20	
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	
T1655-3C	3.00	3.10	3.20	3.00	3.10	3.20	
T1655-4	2.19	2.29	2.39	2.19	2.29	2.39	
T1655-4C	2.19	2.29	2.39	2.19	2.29	2.39	
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	
T2055M-3	3.00	3.10	3.20	3.00	3.10	3.20	
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	
T2055-4C	3.00	3.10	3.20	3.00	3.10	3.20	
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40
T2055-5C	3.15	3.25	3.35	3.15	3.25	3.35	0.40
T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	
T2855-3C	3.15	3.25	3.35	3.15	3.25	3.35	
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	
T2855-4C	2.60	2.70	2.80	2.60	2.70	2.80	
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	
T2855-5C	2.60	2.70	2.80	2.60	2.70	2.80	
T2855M-5	2.60	2.70	2.80	2.60	2.70	2.80	
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	
T2855-7C	2.60	2.70	2.80	2.60	2.70	2.80	
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40
T2855-8C	3.15	3.25	3.35	3.15	3.25	3.35	0.40
T2855MK-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	
T3255-3C	3.00	3.10	3.20	3.00	3.10	3,20	

maxim integrated...

| TILE:
| PACKAGE DUTLINE, 16,20,28,32,40L | THIN QFN, 5x5x0.75mm | APPROVAL | DOCUMENT CONTROL NO. 21-0140 | RESERTED | PACKAGE | PACKA

REV. 2/3

www.maximintegrated.com

-DRAWING NOT TO SCALE-

#### Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- 4 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2.
- WARPAGE SHALL NOT EXCEED 0.10 mm.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- AREFER TO DIMENSION VARIATION TABLE FOR LEAD LENGTH VARIATION
- APPLICABLE ONLY FOR PACKAGES WITH TIGHT CORNER LEADS METAL TO METAL CLEARANCE.
- 13. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 14. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e",
- 15. MATERIAL MUST BE COMPLIANT WITH MAXIM SPECIFICATION 10-0131 FOR SUBSTANCE CONTENT, MUST BE EU ROHS COMPLIANT WITHOUT EXEMPTION AND
- 16. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND POFREE (+) PKG. CODES.

DIMENSIUN VARIATIUN									
PKG.		D2			E2		L		
CODES	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	±0.10		
T4055N-1	3.40	3.50	3.60	3.40	3.50	3.60			
T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60			

CORNER LEAD CHAMFER ∨ARIATION							
PKG. CODES	С		L4				
T3255-3	0.120 X	45° REF	0.31 REF				
T3255-3C	0.120 X	45° REF	0.31 REF				
T3255-4	0.120 X	45° REF	0.31 REF				
T3255-4C	0.120 X	45° REF	0.31 REF				
T3255-5	0.120 X	45° REF	0.31 REF				
T3255-5C	0.120 X	45° REF	0.31 REF				
T3255-6	0.120 X	45° REF	0.31 REF				
T3255-6C	0.120 X	45° REF	0.31 REF				
T3255-7	0.120 X	45° REF	0.31 REF				
T3255-7C	0.120 X	45° REF	0.31 REF				
T3255-8	0.120 X	45° REF	0.31 REF				
T3255-8C	0.120 X	45° REF	0.31 REF				
T3255-9	0.120 X	45° REF	0.31 REF				
T3255M-4	0.120 X	45° REF	0.31 REF				
T3255M-5	0.120 X	45° REF	0.31 REF				
T3255MK-1	0.120 X	45° REF	0.31 REF				
T3255MK-2	0.120 X	45° REF	0.31 REF				
T3255N-1	0.120 X	45° REF	0.31 REF				
T4055-1	0.160 X	45° REF	0.28 REF				
T4055-1C	0.160 X	45° REF	0.28 REF				
T4055-2	0.160 X	45° REF	0.28 REF				
T4055-2C	0.160 X	45° REF	0.28 REF				
T4055MN-1	0.160 X	45° REF	0.28 REF				
T4055N-1	0.160 X	45° REF	0.28 REF				



PACKAGE DUTLINE, 16,20,28,32,40L THIN QFN, 5x5x0.75mm


DOCUMENT CONTROL NO 21-0140 REV. AE

-DRAWING NOT TO SCALE-

Maxim Integrated | 98 www.maximintegrated.com

#### **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



#### MAX98372

### Digital Input Class D Amplifier with DHT and Brownout Protection

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	9/15	Initial release	_
1	1/16	Updated <i>Electrical Characteristics</i> table DIN Frame Delay after LRCLK Edge parameter, replaced Figure 7	12, 48
2	2/17	Added TQFN package information to <i>Absolute Maximum Ratings</i> and <i>Package Information</i> sections (including package outline drawings), updated Tables 1, 3–6, 9, 24, 26–30, 33, 42–44, added four new figures (Figure 24–Figure 27), added <i>Startup Sequence</i> and <i>Shutdown Sequence</i> sections, added MAX98372ETJ+ and MAX98372ETJ+T in <i>Ordering Information</i> table	8, 29, 43–45, 51, 66, 72–75, 83–86, 88, 93–99
3	8/17	Updated Electrical Characteristics table with current limit specs for different packages	11
4	3/20	Updated Bump/Pin Configurations diagram, Bump/Pin Description table, Layout and Grounding section	24, 25, 92

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.