

Negative Voltage SPDT Switch

NLHV4157N

The NLHV4157N is an advanced CMOS analog switch fabricated with silicon gate CMOS technology. The device passes analog and digital negative voltages that may vary across the full power–supply range (from $V_{\rm EE}$ to GND).

Features

- Operating Voltage Range: $V_{EE} = -12 \text{ V}$ to -4 V
- Switch Signal Voltage Range: V_{IS} = V_{EE} to GND
- Positive Control Signal Voltage: $V_{IN} = 0$ to 3.3 V
- Low ON Resistance: $R_{ON} \le 5 \Omega$ @ $V_{EE} = -10 \text{ V}$
- Latch-up Performance Exceeds 200 mA
- Available in: SC-88 6-Pin Package
- These Devices are Pb-Free, Halogen-Free/BFR-Free and are RoHS-Compliant





Figure 1. Pin Assignment and logic Diagram



HW/xx = Device Code
M = Date Code*

Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

FUNCTION TABLE

Select Input Function		Function
	L	B0 Connected to A
	Н	B1 Connected to A

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

Device	Marking	Package	Case Code	Shipping [†]
NLHV4157NDFT2G	HW	SC-88	419B	3000 / Tape & Reel
NLHV4157NSDFT2G (In Development, please contact onsemi)	XX	SC-88	419AD	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

Symbol	Rating	J	Value	Unit
V_{EE}	DC Supply Voltage		-13 to +0.5	V
V _{IS}	Analog Input Voltage (Note 1)		V _{EE} -0.5 to +0.5	V
V _{IN}	Digital Select Input Voltage (Note 1)	-0.5 to +3.6	V	
I _{IOK}	Switch Input/Output diode current	±50	mA	
I _{IK}	Select input diode current	-50	mA	
P_{D}	Power Dissipation in Still Air	60	mW	
TL	Lead Temperature, 1 mm from Case for 10 seconds		260	°C
TJ	Junction Bias Under Bias		150	°C
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL94-V0 (0.125 in)	°C
ΙL	Latch-up Current (Note1)	Below GND and above V _{EE} at 125°C	±200	mA
		Below GND and above V _{EE} at 25°C	±300	
T _s	Storage Temperature		-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance		400	°C/W
ESD	ESD Protection	Human Body Model	3000	V
		Machine Model	150	1

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS (Note 2)

Symbol	Parameter	Min	Max	Unit
V _{EE}	DC Supply Voltage		-4	V
Vs	Switch Input / Output Voltage (B0, B1, A)		GND	V
V _{IN}	V _{IN} Digital Select Input Voltage		3.3	V
T _A	Operating Temperature Range		+125	°C
t _r , t _f	t _r , t _f Input Transition Rise or Fall Time (Select Input)		100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. Select input must be held HIGH or LOW, it must not float.

^{1.} The input and output voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC ELECTRICAL CHARACTERISTICS (Voltages referenced to GND: Typical characteristics are T_A at 25°C.)

				-:	55° to 125	°C		
Symbol	Parameter	Condition	V _{EE} , V	Min	Тур	Max	Uni	
SELECT IN	PUT							
V _{IH}	Minimum High-Level		-12	1.8		3.3	V	
	Input Voltage		-10	1.6		3.3	1	
		-8	1.4		3.3			
			-6	1.2		3.3		
			-4	1.0		3.3		
V _{IL}	Maximum Low-Level		-12	0		0.8	٧	
	Input Voltage		-10	0		0.7		
			-8	0		0.6		
			-6	0		0.5	1	
			-4	0		0.4		
I _{IN}	Maximum Input Leakage	V _{IN} = 3.3 V or GND	-10		±0.2	±50	μA	
	Current	V _{IN} = 3.3 V or GND, test at 25°C only	-10			±0.5	1	
POWER SU	JPPLY							
I _{CC}	Maximum Quiescent Supply Current	Select = 3.3 V or GND, V _{IS} = V _{EE} or GND	-10 to -4		25	80	μA	
ANALOG S	WITCH				•	•		
R _{ON}	Maximum ON Resistance (Note 3)	$V_{IN} = V_{IL}$ or V_{IH}	-12		2.6	4.5	Ω	
		$V_{IS} = V_{EE}$ to GND $I_{O} \le 10$ mA	-10		3.0	5		
			-8		3.5	5.8	1	
			-6		4.5	7.5	1	
		$V_{IN} = V_{IL}$ or V_{IH} $V_{IS} = V_{EE}$ to GND $I_{O} \le 5$ mA	-4		9	15		
R _{FLAT}	ON Resistance	$V_{IN} = V_{IL}$ or V_{IH}	-12		0.4		Ω	
	Flatness (Notes 3, 4, 6)	$V_{IS} = V_{EE}$ to GND $I_O \le 10$ mA	-10		1.2			
		.0 =	-8		1.7		1	
			-6		2.5			
		$V_{IN} = V_{IL}$ or V_{IH} $V_{IS} = V_{EE}$ to GND $I_{O} \le 5$ mA	-4		6			
ΔR_{ON}	R _{ON} Mismatch	$I_A = -10 \text{ mA}, V_{Bn} = -8.4 \text{ V}$	-12		0.2		Ω	
	Between (Notes 3, 4, 5)	I _A = -10 mA, V _{Bn} = -7 V	-10		0.2			
		I _A = -10 mA, V _{Bn} = -5.6 V	-8		0.25		1	
		I _A = -10 mA, V _{Bn} = -4.2 V	-6		0.25		1	
		$I_A = -5 \text{ mA}, V_{Bn} = -2.8 \text{ V}$	-4		0.3		1	
I _{NC(OFF)} , I _{NO(OFF)}	NC or NO OFF Leakage Current (Figure 9)	$V_{IN} = V_{IL}$ or V_{IH} , $V_{Bn} = GND$, $V_A = V_{EE}$ to GND	-10		±1.0	±20	μΑ	
I _{COM(ON)}	COM ON Leakage Current (Figure 9)	$\begin{split} &V_{IN} = V_{IL} \text{ or } V_{IH}; \\ &V_A = \text{GND V or V}_{EE}; \\ &V_{B1} = \text{GND or V}_{EE} \text{ with V}_{B0} \text{ floating, or V}_{B0} = \text{GND or V}_{EE} \text{ with V}_{B1} \text{ floating} \end{split}$	-10		±2.0	±20	μA	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower

of the voltages on the two (A or B Ports).

4. Parameter is characterized but not tested in production.

ΔR_{ON} = R_{ON}min measured at identical V_{EE}, temperature and voltage levels.
 Flatness is defined as the difference between the maximum and minimum value of ON Resistance over the specified range of conditions.

AC ELECTRICAL CHARACTERISTICS (Voltages referenced to GND; Typical characteristics are T_A at 25°C.)

				–55° to 125°C		С	
Symbol	Parameter	Condition	V _{EE} , V	Min	Тур	Max	Unit
t _{PHL} , t _{PLH}	Propagation Delay, Bus to Bus (Note 8) (A to B _n)	C _L = 100 pF (Figures 2, 3)	−12 to −4			2	ns
t _{PZL} , t _{PZH}	Switch Enable Time	C _L = 100 pF (Figures 2, 3)	-12			220	ns
	Turn-On Time (A to B _n)		-10			175	1
	(/ (10 D _n)		-8			165	
			-6			165	1
			-4			200	
t _{PLZ} , t _{PHZ}	Switch Disable Time	C _L = 100 pF (Figures 2, 3)	-12			225	ns
	Turn-Off Time (A to B _n)		-10			155	1
	(A to D _n)		-8			150	1
			-6			120	
			-4			145	1
t _B	Switch Break Time	R_L = 50 Ω, C_L = 100 pF, V_{IS} = -2.5 V (Figure 4)	-12	5		60	ns
		V _{IS} = -2.5 V (Figure 4)	-10	5		60	1
			-8	10		75	1
			-6	10		90	1
			-4	40		135	1
t _{POR}	Power ON Reset Time	Measured from V _{EE} = −4 V	−12 to −4			20	μs
Q	Charge Injection	C _L = 1 nF, V _{GEN} = 0 V,	-12		170		рC
	(Note 7)	$R_{GEN} = 0 \Omega$ (Figure 5)	-10		120		
			-8		95		1
			-6		55		1
			-4		40		1
OIRR	Off-Isolation (Note 9)	R_L = 50 Ω, f = 10 MHz (Figure 6)	−12 to −4		-33		dB
Xtalk	Crosstalk	R_L = 50 Ω, f = 10 MHz (Figure 7)	−12 to −4		-42		dB
BW	-3 dB Bandwidth	R_L = 50 Ω (Figure 10)	−12 to −4		200		MHz


CAPACITANCES (Note 10)

Symbol	Parameter	Test Conditions	Typical @ 25°C	Unit
C _{IN}	Input Capacitance, Select Inputs	V _{EE} = −12 V	6	pF
C _{IOB}	B-Port OFF Capacitance	V _{EE} = -10 V	45	pF
C _{IOA_ON}	A Port Capacitance when Switch is Enabled	V _{EE} = −10 V	100	pF

 $^{10.}T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested in production.

Guaranteed by Design.
 This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the ON Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

^{9.} Off Isolation = 20 log10 [VA/VBn].



Note: Input V_{IS} driven by 50 Ω source terminated by 50 Ω . Note: C_L includes load and stray capacitance. Input PRR = 100 kHz, t_W = 5 μ s.

Parameter	V _I	V _{IS}
t _{PLH} / t _{PHL}	Open	Source
t _{PZL} / t _{PLZ}	GND	V _{EE}
t _{PZH} / t _{PHZ}	2 x V _{EE}	GND

Figure 2. AC Test Circuit




Figure 3. AC Test Waveforms





Figure 4. Switch Break Interval Timing



rigure 5. Charge injection rest




Figure 6. Off Isolation




Figure 7. Crosstalk




Figure 8. Channel Off Capacitance




Figure 9. Channel On Capacitance




Figure 10. Bandwidth




Figure 11. Typical Application

PACKAGE DIMENSIONS

SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD ISSUE A

SYMBOL

Α

A1

A2

MIN

0.80

0.00

0.80


NOM

MAX


1.10

0.10 1.00


> L2 С



TOP VIEW



SIDE VIEW




END VIEW


Notes:


- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-203.





DATE 11 DEC 2012





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DIMENSIONS b AND B ARE DETERMINED AT DATUM H. DIMENSIONS b AND C APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.

- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MIL	LIMETE	ERS		INCHES	}
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65 BS	С	0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2		0.15 BS	C	-	0.006 BS	SC
aaa	0.15				0.006	
bbb	0.30				0.012	
ccc		0.10			0.004	
ddd		0.10		0.004		

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code


= Date Code*

= Pb-Free Package

(Note: Microdot may be in either location)

- *Date Code orientation and/or position may vary depending upon manufacturing location.
- *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13: PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 14: PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	STYLE 15: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1	STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	STYLE 18: PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1
STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	STYLE 20: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 21: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1	STYLE 22: PIN 1. D1 (i) 2. GND 3. D2 (i) 4. D2 (c) 5. VBUS 6. D1 (c)	STYLE 23: PIN 1. Vn 2. CH1 3. Vp 4. N/C 5. CH2 6. N/C	STYLE 24: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 25: PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1	STYLE 26: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 27: PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2	STYLE 28: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 29: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE/ANODE 6. CATHODE	STYLE 30: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales