







TMUX7411F, TMUX7412F, TMUX7413F SCDS404B – MARCH 2021 – REVISED NOVEMBER 2022

TMUX741xF ±60 V Fault-Protected, 1:1 (SPST), 4-Channel Switches With Latch-Up Immunity and 1.8-V Logic

1 Features

Wide supply voltage range:

Single supply: 8 V to 44 VDual supply: ±5 V to ±22 V

Integrated fault protection:

 Overvoltage protection, source to supplies or source to drain: ±85 V

Overvoltage protection: ±60 VPowered-off protection: ±60 V

Interrupt flags to indicate fault status

Output open circuited during fault

Latch-up immunity by device construction

Human Body Model (HBM) ESD rating: 6-kV

• Low on-resistance: 8.3 Ω typical

Flat on-resistance: 10 mΩ typical

Logic capable: 1.8-V

• Fail-safe logic: up to 44 V independent of supply

 Industry-standard TSSOP and smaller WQFN packages

2 Applications

Factory automation and control

• Programmable logic controllers (PLC)

· Analog input modules

· Semiconductor test equipment

Battery test equipment

· Servo drive control module

Data acquisition systems (DAQ)

3 Description


The TMUX7411F, TMUX7412F, and TMUX7413F are complementary metal-oxide semiconductor (CMOS) analog switches in 1:1 (SPST), 4-channel configurations. The devices work well with dual supplies (± 5 V to ± 22 V), a single supply (8 V to ± 4 V), or asymmetric supplies (such as $V_{DD} = 12$ V, $V_{SS} = -5$ V). The overvoltage protection is available in powered and powered-off conditions, making the TMUX741xF devices suitable for applications where power supply sequencing cannot be precisely controlled.

The devices block fault voltages up to +60 V or -60 V relative to ground in powered and powered-off conditions. When no power supplies are present, the switch channels remain in the OFF state regardless of the switch input conditions, and any control signal present on the logic pins is ignored. If the signal path input voltage on any Sx pin exceeds the supply voltage (V_{DD} or V_{SS}) by a threshold voltage (V_{T}), the channel turns OFF and the Sx pin becomes high impedance. The drain pin (Dx) of a selected channel under a fault condition is floating. The TMUX741xF devices provide an active-low interrupt flag (FF) to indicate if any of the source inputs are experiencing a fault condition to help system diagnostics.

Package Information⁽¹⁾⁽³⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	PW (TSSOP, 16) (2)	5.00 mm × 4.40 mm
TMUX7412F TMUX7413F	RRP (WQFN, 16)	4.00 mm × 4.00 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) Preview package.
- (3) See Device Comparison Table



Functional Block Diagram



Table of Contents

1 Features1	8.9 Fault Flag Recovery Time	28
2 Applications1	8.10 Charge Injection	
3 Description1	8.11 Off Isolation	
4 Revision History2	8.12 Inter-Channel Crosstalk	. 30
5 Device Comparison Table3	8.13 Bandwidth	. 30
6 Pin Configuration and Functions3		. 31
7 Specifications4		32
7.1 Absolute Maximum Ratings4		
7.2 ESD Ratings4		32
7.3 Thermal Information5		
7.4 Recommended Operating Conditions5		
7.5 Electrical Characteristics: Global6	10 Application and Implementation	. 37
7.6 ±15 V Dual Supply: Electrical Characteristics7		
7.7 ±20 V Dual Supply: Electrical Characteristics10	10.2 Typical Application	. 37
7.8 12 V Single Supply: Electrical Characteristics 13		
7.9 36 V Single Supply: Electrical Characteristics 15	12 Layout	39
7.10 Typical Characteristics17	12.1 Layout Guidelines	. 39
8 Parameter Measurement Information24	12.2 Layout Example	. 39
8.1 On-Resistance24	13 Device and Documentation Support	40
8.2 Turn-On and Turn-Off Time24	13.1 Documentation Support	. 40
8.3 Off-Leakage Current25	13.2 Receiving Notification of Documentation Updates.	40
8.4 On-Leakage Current25	13.3 Support Resources	. 40
8.5 Input and Output Leakage Current Under	13.4 Trademarks	40
Overvoltage Fault26	13.5 Electrostatic Discharge Caution	40
8.6 Fault Response Time27		40
8.7 Fault Recovery Time27	14 Mechanical, Packaging, and Orderable	
8.8 Fault Flag Response Time28	Information	. 40

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2021) to Revision B (November 2022) Changed the status of the WQFN (20) package for the TMUX7411F and TMUX7413F device from: Preto: Active Added V _D range to test condition of I _{D(FA)} (repeated for each supply table)				
•	().			
С	Changes from Revision * (March 2021) to Revision A (November 2021)	Page		
•	Changed the status of the data sheet from: Advanced Information to: Production Data	1		



5 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX7411F	±60 V fault-protected, latch-up immune, quad SPST switch (logic low)
TMUX7412F	±60 V fault-protected, latch-up immune, quad SPST switch (logic high)
TMUX7413F	±60 V fault-protected, latch-up immune, quad SPST switch (logic low + logic high)

6 Pin Configuration and Functions




Figure 6-1. (Preview) PW Package, 16-Pin TSSOP (Top View)




Figure 6-2. RRP Package, 16-Pin WQFN (Top View)

Table 6-1. Pin Functions

	PIN	PIN TYPE(1)		DECORIDATION	
		WQFN	I TPE\''	DESCRIPTION	
		I/O	Drain pin 1. Can be an input or output. The drain pin is not overvoltage protected.		
D2	15	13	I/O	Drain pin 2. Can be an input or output. The drain pin is not overvoltage protected.	
D3	10	8	I/O	Drain pin 3. Can be an input or output. The drain pin is not overvoltage protected.	
D4	7	5	I/O	Drain pin 4. Can be an input or output. The drain pin is not overvoltage protected.	
FF	12	10	0	General fault flag. This pin is an open drain output and is asserted low when overvoltage condition is detected on any of the source (Sx) input pins. Connect this pin to an external supply (1.8 V to 5.5 V) through a 1 kΩ pull-up resistor.	
GND	GND 5 3		Р	Ground (0 V) reference	
S1 3 1 I/O		I/O	Overvoltage protected source pin 1. Can be an input or output.		
S2	14	12	I/O	Overvoltage protected source pin 2. Can be an input or output.	
S3	11	9	I/O	Overvoltage protected source pin 3. Can be an input or output.	
S4	6	4	I/O	Overvoltage protected source pin 4. Can be an input or output.	
SEL1	1	15	I	Logic control input 1.	
SEL2	16	14	I	Logic control input 2.	
SEL3	9	7	I	Logic control input 3.	
SEL4	8	6	I	Logic control input 4.	
V _{DD}	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. Connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{DD} and GND for reliable operation.	
V _{SS}	4	2	Р	Negative power supply. This pin is the most negative power-supply potential. This pin can be connected to ground in single-supply applications. Connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V _{SS} and GND for reliable operation.	
Thermal Pa	ıd		_	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.	

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Preview package.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	1 3 (/	MIN	MAX	UNIT
V _{DD} to V _{SS}			48	V
V _{DD} to GND	Supply voltage	-0.3	48	V
V _{SS} to GND		-48	0.3	V
V _S to GND	Source input pin (Sx) voltage to GND	-65	65	V
V _S to V _{DD}	Source input pin (Sx) voltage to V _{DD}	-90		V
V _S to V _{SS}	Source input pin (Sx) voltage to V _{SS}		90	V
V _D	Drain pin (Dx) voltage	V _{SS} -0.7	V _{DD} +0.7	V
V _{SEL}	Logic control input pin voltage (SELx) ⁽²⁾	GND -0.7	48	V
V _{FF}	Logic output pin voltage (FF) ⁽²⁾	GND -0.7	6	V
I _{SEL}	Logic control input pin current (SELx)(2)	-30	30	mA
I _{FF}	Logic output pin current (FF) ⁽²⁾	-10	10	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx or Dx)	I _{DC} ± 10 % ⁽³⁾	I _{DC} ± 10 % ⁽³⁾	mA
T _{stg}	Storage temperature	-65	150	°C
T _A	Ambient temperature	– 55	150	°C
TJ	Junction temperature		150	°C
P _{tot} (4)	Total power dissipation (QFN)		1600	mW

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Stresses have to be kept at or below both voltage and current ratings at all time.
- (3) Refer to Recommended Operating Conditions for I_{DC} ratings.
- (4) For QFN package: P_{tot} derates linearly above $T_A = 70^{\circ}$ C by 23.5 mW/°C

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Thermal Information

			TMUX7411F/ TMUX7412F/ TMUX7413F		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RRP (WQFN)	UNIT	
		16 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	42.8	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	TBD	28.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	17.9	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	TBD	0.3	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	TBD	17.9	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	4.0	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{DD} – V _{SS} (1)	Power supply voltage differential		8	44	V
V_{DD}	Positive power supply voltage		5	44	V
V _S	Source pin (Sx) voltage (non-fault condition)		V _{SS}	V_{DD}	
V _S to GND	Source pin (Sx) voltage to GND (fault condition)		-60	60	
V _S to V _{DD} ⁽²⁾	Source pin (Sx) voltage to V _{DD} or V _D (fault condition)		-85		V
V _S to V _{SS} ⁽²⁾	Source pin (Sx) voltage to V _{SS} or V _D (fault condition)			85	
V _D	Drain pin (Dx) voltage		V _{SS}	V_{DD}	
V _{SEL}	Logic control input pin voltage (SELx)		GND	44	V
V _{FF} (3)	Logic output pin voltage (FF)		GND	5.5	V
T _A	Ambient temperature		-40	125	°C
		T _A = 25°C		150	
I _{DC}	Continuous current through switch, WQFN package			100	mA
		T _A = 125°C		60	

- (1) V_{DD} and V_{SS} can be any value as long as 8 V ≤ (V_{DD} V_{SS}) ≤ 44 V, and the minimum V_{DD} is met.
 (2) Source pin voltage (Sx) under a fault condition may not exceed 85 V from supply pins (V_{DD} and V_{SS}.) or drain pins (D, Dx).
 (3) Logic output pin (FF) is an open drain output and should be pulled up to a voltage within the max ratings



7.5 Electrical Characteristics: Global

at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
ANALOG SV	VITCH			_			
V _T	Threshold voltage for fault detect	or	25°C		0.7		V
LOGIC INPU	T/ OUTPUT						
V _{IH}	High-level input voltage	SELx pins	-40°C to +125°C	1.3		44	V
V _{IL}	Low-level input voltage	SELx pins	-40°C to +125°C	0		0.8	V
I _{IH}	High-level input current	V _{SELx} = V _{DD}	-40°C to +125°C		0.4	3	μA
I _{IL}	Low-level input current	V _{SELx} = 0 V	-40°C to +125°C	-1	-0.65		μA
V _{OL(FLAG)}	Low-level output voltage	FF pin, I _O = 5 mA	-40°C to +125°C			0.35	V
POWER SUF	PPLY						
V	Undervoltage lockout (UVLO)	Rising edge, single supply	-40°C to +125°C	5.1	5.8	6.4	V
V_{UVLO}	threshold voltage (V _{DD} – V _{SS})	Falling edge, single supply	-40°C to +125°C	5	5.7	6.3	V
V _{HYS}	V _{DD} Undervoltage lockout (UVLO) hysteresis	Single supply	-40°C to +125°C		0.2		V



7.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15~V \pm 10\%,~V_{SS} = -15~V \pm 10\%,~GND = 0~V~(unless~otherwise~noted)$ Typical at $V_{DD} = +15~V,~V_{SS} = -15~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	гсн						
			25°C		8.3	11	
R _{ON}	On-resistance	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			14	Ω
		.0 .0	-40°C to +125°C			16.5	
			25°C		0.06	0.45	
ΔR _{ON}	On-resistance mismatch between channels	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.5	Ω
			-40°C to +125°C			0.6	
			25°C		0.01	0.4	
R _{FLAT}	On-resistance flatness	$V_S = -10 \text{ V to } +10 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.4	Ω
		.0 .0	-40°C to +125°C			0.4	
R _{ON_DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA	-40°C to +125°C		0.04		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = -16.5 V	25°C	-0.7	0.03	0.7	
I _{S(OFF)}	Input leakage current ⁽¹⁾	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-2		2	nA
		$V_D = -10 \text{ V} / + 10 \text{ V}$	-40°C to +125°C	-10		10	
	Output off leakage current ⁽¹⁾	V_{DD} = 16.5 V, V_{SS} = -16.5 V Switch state is off V_{S} = +10 V / -10 V V_{D} = -10 V / + 10 V	25°C	-0.7	0.03	0.7	4
I _{D(OFF)}			-40°C to +85°C	-2		2	
			-40°C to +125°C	-12		12	
	Output on leakage current ⁽²⁾	V_{DD} = 16.5 V, V_{SS} = -16.5 V Switch state is on V_S = V_D = ±10 V	25°C	-0.7	0.05	0.7	nA
I _{S(ON)} I _{D(ON)}			-40°C to +85°C	-2		2	
·D(ON)			-40°C to +125°C	-15		15	
FAULT CONDI	TION						
I _{S(FA)}	Input leakage current durring overvoltage	V _S = ± 60 V, GND = 0 V, V _{DD} = 16.5 V, V _{SS} = -16.5 V	-40°C to +125°C		±100		μΑ
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	V _S = ± 60 V, GND = 0 V V _{DD} = V _{SS} = 0 V	-40°C to +125°C		±125		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{ floating}$	-40°C to +125°C		±125		μA
		V _S = ± 60 V, GND = 0 V,	25°C	-20	±0.1	20	
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$	-40°C to +85°C	-30		30	nA
	daming everyonage	$-15.5 \text{ V} \le \text{V}_{\text{D}} \le 16.5 \text{ V}$	-40°C to +125°C	-60		60	
	Output leakage current		25°C	-30	±0.01	30	
I _{D(FA) Grounded}	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V}, $ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-50		50	nA
	grounded supply voltages	V55 0 V	-40°C to +125°C	-90		90	
	Output leakage current		25°C		±2		
I _{D(FA) Floating}	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{ floating}$	-40°C to +85°C		±3		μΑ
· -	floating supply voltages	- VSS - noaming	-40°C to +125°C		±4		



7.6 ±15 V Dual Supply: Electrical Characteristics (continued)

 V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
SWITCHING CH	ARACTERISTICS					
			25°C	480	680	
t _{ON}	Turn-on time	$V_S = 10 \text{ V},$	-40°C to +85°C		710	ns
		$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +125°C		710	
			25°C	50	100	
t _{OFF}	Turn-off time	V _S = 10 V,	-40°C to +85°C		120	ns
		$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +125°C		710 n	
			25°C	100	350	
t _{RESPONSE}	Fault response time	$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +85°C		380	ns
			-40°C to +125°C		400	
			25°C	1600	4500	
t _{RECOVERY}	Fault recovery time	$R_1 = 300 \Omega, C_1 = 12 pF$	-40°C to +85°C		4800	ns
	,		-40°C to +125°C		4800	
t _{RESPONSE} (FLAG)	Fault flag response time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_L = 12 pF	25°C	180		ns
t _{RECOVERY(FLAG)}	Fault flag recovery time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_L $_{FF}$ = 12 pF	25°C	1.2		μs
t _{BBM}	Break-before-make time delay (TMUX7413F only)	V _S = 10 V, R _L = 300 Ω, C _L = 12 pF	-40°C to +125°C	80 120		ns
QJ	Charge injection	V _S = 0 V, C _L = 1 nF	25°C	-300		pC
O _{ISO}	Off-isolation	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-60		dB
X _{TALK}	Crosstalk	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-100		dB
BW	−3 dB bandwidth	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$	25°C	650		MHz
I _{LOSS}	Insertion loss	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-0.7		dB
THD+N	Total harmonic distortion plus noise	$R_S = 50 \Omega$, $R_L = 10 k\Omega$, $V_S = 15 V_{PP}$, $V_{BIAS} = 0 V$, f = 20 Hz to 20 kHz	25°C	0.0006		%
C _{S(OFF)}	Input off-capacitance	f = 1 MHz, V _S = 0 V	25°C	10		pF
$C_{D(OFF)}$	Output off-capacitance	f = 1 MHz, V _S = 0 V	25°C	12		pF
C _{S(ON)} C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 0 V	25°C	14		pF
POWER SUPPL	Y					
		V 40.5 V V 40.5 V	25°C	0.32	0.5	
I_{DD}	V _{DD} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$ $V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	–40°C to +85°C		0.5	mA
		, , , ₂₅	-40°C to +125°C		0.6	
			25°C	0.26	0.4	
I _{SS}	V _{SS} supply current	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$	-40°C to +85°C		0.4	mA
		$V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	-40°C to +125°C		0.5	
I_{GND}	GND current		25°C	0.06		mA
		V _S = ± 60 V,	25°C	0.27	0.5	
$I_{DD(FA)}$	V _{DD} supply current under fault	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V},$	-40°C to +85°C		0.5	mA
		$V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	-40°C to +125°C		0.6	
			25°C	0.2	0.3	
I _{SS(FA)}	V _{SS} supply current under fault	$V_S = \pm 60 \text{ V},$	-40°C to +85°C		0.3	mA
		V_{DD} = 16.5 V, V_{SS} = -16.5 V, V_{SELx} = 0 V, 5 V, or V_{DD}	-40°C to +125°C		0.4	
I _{GND(FA)}	GND current under fault	7	25°C	0.15		mA

(1) When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.



(2) When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.



7.7 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	гсн						
			25°C		8.3	11	
R _{ON}	On-resistance	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			14	Ω
			-40°C to +125°C			17	
			25°C		0.06	0.35	
ΔR _{ON}	On-resistance mismatch between channels	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.5	Ω
	Chamers	ID = -10 IIIA	-40°C to +125°C			0.5	
			25°C		0.015	0.4	
R _{FLAT}	On-resistance flatness	$V_S = -15 \text{ V to } +15 \text{ V}$ $I_D = -10 \text{ mA}$	-40°C to +85°C			0.5	Ω
		ID = -10 IIIA	-40°C to +125°C			0.5	
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -10 mA	-40°C to +125°C		0.04		Ω/°C
		V _{DD} = 22 V, V _{SS} = –22 V	25°C	-0.7	0.03	0.7	
I _{S(OFF)}	Input leakage current ⁽¹⁾	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-2		2	nA
		$V_D = -15 \text{ V} / + 15 \text{ V}$	-40°C to +125°C	-10		10	
	Output off leakage current ⁽¹⁾	V _{DD} = 22 V, V _{SS} = -22 V Switch state is off V _S = +15 V / -15 V V _D = -15 V / + 15 V	25°C	-0.7	0.03	0.7	
I _{D(OFF)}			-40°C to +85°C	-2		2	nA
			-40°C to +125°C	-12		12	
	Output on leakage current ⁽²⁾	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$ Switch state is on $V_{S} = V_{D} = \pm 15 \text{ V}$	25°C	-0.7	0.05	0.7	
I _{S(ON)}			-40°C to +85°C	-2		2	nA
I _{D(ON)}			-40°C to +125°C	-15		15	
FAULT CONDI	TION						
I _{S(FA)}	Input leakage current durring overvoltage	V _S = ± 60 V, GND = 0 V, V _{DD} = 22 V, V _{SS} = -22 V	-40°C to +125°C		±85		μΑ
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	V _S = ± 60 V, GND = 0 V, V _{DD} = V _{SS} = 0 V	-40°C to +125°C		±125		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		±125		μA
		V _S = ± 60 V, GND = 0 V,	25°C	-50	±5	50	
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$	-40°C to +85°C	-70		70	nA
		$-21 \text{ V} \le \text{V}_{\text{D}} \le 22 \text{ V}$	-40°C to +125°C	-90		90	
	Output leakage current		25°C	-30	±10	30	
I _{D(FA)} Grounded	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V}, $ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-50		50	nA
	grounded supply voltages		-40°C to +125°C	-90		90	
	Output leakage current		25°C		±2		
I _{D(FA) Floating}	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{floating}$	-40°C to +85°C		±3		μA
, ,,	floating supply voltages		-40°C to +125°C		±4		



7.7 ±20 V Dual Supply: Electrical Characteristics (continued)

 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
SWITCHING CH	ARACTERISTICS					
			25°C	510	740	
t _{ON}	Turn-on time	V _S = 10 V,	-40°C to +85°C		780	ns
		$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +125°C		780	
			25°C	50	100	
t _{OFF}	Turn-off time	V _S = 10 V,	-40°C to +85°C		120	ns
OH		$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +125°C		150	
			25°C	150	400	
t _{RESPONSE}	Fault response time	$R_1 = 300 \Omega, C_1 = 12 pF$	-40°C to +85°C		430	ns
RESPONSE		1	-40°C to +125°C		450	
			25°C	1100	4500	
t _{RECOVERY}	Fault recovery time	$R_1 = 300 \Omega, C_1 = 12 pF$	-40°C to +85°C	1.00	4900	ns
RECOVERY	T dan 1000vory timo	11, 000 II, 0[12 pi	-40°C to +125°C		4900	110
		$R_{I} = 300 \Omega, C_{I} = 12 pF,$	40 0 to 1120 0		+300	
t _{RESPONSE} (FLAG)	Fault flag response time	$R_{PU} = 1 \text{ k}\Omega$, $C_{L_{FF}} = 12 \text{ pF}$	25°C	200		ns
t _{RECOVERY(FLAG)}	Fault flag recovery time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_{L_FF} = 12 pF	25°C	0.9		μs
t _{BBM}	Break-before-make time delay (TMUX7413F only)	V _S = 10 V, R _L = 300 Ω, C _L = 12 pF	-40°C to +125°C	80 120		ns
QJ	Charge injection	V _S = 0 V, C _L = 1 nF	25°C	-330		рC
O _{ISO}	Off-isolation	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-60		dB
X _{TALK}	Inter-channel crosstalk	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-100		dB
BW	−3 dB bandwidth	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$	25°C	650		MHz
I _{LOSS}	Insertion loss	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-0.7		dB
THD+N	Total harmonic distortion plus noise	$R_S = 50 \Omega$, $R_L = 10 k\Omega$, $V_S = 20 V_{PP}$, $V_{BIAS} = 0 V$, f = 20 Hz to 20 kHz	25°C	0.0006		%
C _{S(OFF)}	Input off-capacitance	f = 1 MHz, V _S = 0 V	25°C	10		pF
C _{D(OFF)}	Output off-capacitance	f = 1 MHz, V _S = 0 V	25°C	12		pF
C _{S(ON)} C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 0 V	25°C	14		pF
POWER SUPPL	Υ					
			25°C	0.32	0.5	
I _{DD}	V _{DD} supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$ $V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	-40°C to +85°C		0.5	mA
		VSELX OV, OV, SI VDD	-40°C to +125°C		0.6	
			25°C	0.26	0.4	
I _{SS}	V _{SS} supply current	V _{DD} = 22 V, V _{SS} = -22 V,	-40°C to +85°C		0.4	mA
		V _{SELx} = 0 V, 5 V, or V _{DD}	-40°C to +125°C		0.5	
I _{GND}	GND current		25°C	0.06		mA
		V -+60 V	25°C	0.27	0.5	
I _{DD(FA)}	V _{DD} supply current under fault	$V_S = \pm 60 \text{ V},$ $V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V},$	-40°C to +85°C		0.5	mA
X /	VDD Supply Surrent under lault	$V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	-40°C to +125°C		0.6	
			25°C	0.2	0.3	
	V	V _S = ± 60 V,	-40°C to +85°C	3.2	0.3	mA
ISS(EA)	V _{SS} supply current under fault					
I _{SS(FA)}	V _{SS} supply current under fault	V _{DD} = 22 V, V _{SS} = -22 V, V _{SELx} = 0 V, 5 V, or V _{DD}	-40°C to +125°C		0.4	

⁽¹⁾ When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.

SCDS404B - MARCH 2021 - REVISED NOVEMBER 2022



 $(2) \qquad \text{When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.}$



7.8 12 V Single Supply: Electrical Characteristics

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	гсн						
			25°C		8.3	11	
R _{ON}	On-resistance	$V_S = 0 \text{ V to 7.8 V},$ $I_S = -10 \text{ mA}$	-40°C to +85°C			15	Ω
		is - 10 link	-40°C to +125°C			18	
			25°C		0.06	0.5	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0 \text{ V to } 7.8 \text{ V},$ $I_S = -10 \text{ mA}$	-40°C to +85°C			0.6	Ω
	S. Idaminois	15 10 1121	-40°C to +125°C			0.7	
			25°C		0.06	0.4	
R _{FLAT}	On-resistance flatness	$V_S = 0 \text{ V to } 7.8 \text{ V},$ $I_S = -10 \text{ mA}$	-40°C to +85°C			0.5	Ω
		15 10 1121	-40°C to +125°C			0.5	
R _{ON_DRIFT}	On-resistance drift	V _S = 6 V, I _S = -10 mA	-40°C to +125°C		0.04		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	-0.7	0.03	0.7	
I _{S(OFF)}	Input leakage current ⁽¹⁾	Switch state is off V _S = 10 V / 1 V V _D = 1 V / 10 V	-40°C to +85°C	-2		2	nA
			-40°C to +125°C	-10		10	
	Output off leakage current ⁽¹⁾	V _{DD} = 13.2 V, V _{SS} = 0 V Switch state is off V _S = 10 V / 1 V V _D = 1 V / 10 V	25°C	-0.7	0.03	0.7	
I _{D(OFF)}			-40°C to +85°C	-2		2	nA
			-40°C to +125°C	-12		12	
	Output on leakage current ⁽²⁾	V_{DD} = 13.2 V, V_{SS} = 0 V Switch state is on V_{S} = V_{D} = 10 V or 1 V	25°C	-0.7	0.05	0.7	
I _{S(ON)} I _{D(ON)}			-40°C to +85°C	-2		2	nA
-D(ON)			-40°C to +125°C	-14		14	
FAULT CONDI	TION						
I _{S(FA)}	Input leakage current durring overvoltage	V _S = ± 60 V, GND = 0 V, V _{DD} = 13.2 V, V _{SS} = 0 V	-40°C to +125°C		±130		μA
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	V _S = ± 60 V, GND = 0 V, V _{DD} = V _{SS} = 0 V	-40°C to +125°C		±125		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{ floating}$	-40°C to +125°C		±125		μA
		V _S = ± 60 V, GND = 0 V,	25°C	-20	±2	20	
$I_{D(FA)}$	Output leakage current during overvoltage	V _{DD} = 13.2 V, V _{SS} = 0 V	-40°C to +85°C	-30		30	nA
	daming everyonage	$1 \text{ V} \le \text{V}_{\text{D}} \le 13.2 \text{ V}$	-40°C to +125°C	-50		50	
	Output leakage current		25°C	-30	±10	30	
I _{D(FA) Grounded}	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V}, $ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-50		50	nA
	grounded supply voltages		-40°C to +125°C	-90		90	
	Output leakage current	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{DD} = V_{SS} = \text{ floating}$	25°C		±2		
I _{D(FA) Floating}	during overvoltage with		-40°C to +85°C		±3		μΑ
	floating supply voltages		-40°C to +125°C		±4		



7.8 12 V Single Supply: Electrical Characteristics (continued)

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TY	P MAX	UNIT
SWITCHING CH	IARACTERISTICS					
			25°C	4	10 660	
t _{ON}	Turn-on time	$V_S = 8 \text{ V},$ $R_L = 300 \Omega, C_L = 12 \text{ pF}$	-40°C to +85°C		750	ns
			-40°C to +125°C		750	
			25°C		35 200	
t _{OFF}	Turn-off time	$V_S = 8 V$, $R_L = 300 \Omega$, $C_L = 12 pF$	-40°C to +85°C		210	ns
		Νς – 000 Ω, Θς– 12 βΙ	-40°C to +125°C		210	
			25°C	50	00 600	
t _{RESPONSE}	Fault response time	$R_L = 300 \Omega$, $C_L = 12 pF$	-40°C to +85°C		650	ns
			-40°C to +125°C		700	
			25°C	8	50 2400	
t _{RECOVERY}	Fault recovery time	$R_L = 300 \Omega$, $C_L = 12 pF$	-40°C to +85°C		2900	ns
			-40°C to +125°C		2900	
t _{RESPONSE} (FLAG)	Fault flag response time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_{LFF} = 12 pF	25°C	10	05	ns
t _{RECOVERY(FLAG)}	Fault flag recovery time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_{LFF} = 12 pF	25°C	C	.8	μs
t _{BBM}	Break-before-make time delay (TMUX7413F only)	$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 12 \text{ pF}$	25°C	80 12	20	ns
QJ	Charge injection	V _S = 6 V, C _L = 1 nF	25°C	-2:	30	pC
O _{ISO}	Off-isolation	$R_S = 50 \ \Omega, \ R_L = 50 \ \Omega, \ C_L = 5 \ pF, \ V_S = 200 \ mV_{RMS}, \ V_{BIAS} = 0 \ V, \ f = 1 \ MHz$	25°C		53	dB
X _{TALK}	Crosstalk	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-10	00	dB
BW	-3 dB bandwidth	R_S = 50 Ω , R_L = 50 Ω , C_L = 5 pF, V_S = 200 mV _{RMS} , V_{BIAS} = 0 V	25°C	63	20	MHz
I _{LOSS}	Insertion loss	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-C	.7	dB
THD+N	Total harmonic distortion plus noise	$R_S = 50 \Omega$, $R_L = 10 k\Omega$, $V_S = 6 V_{PP}$, $V_{BIAS} = 6 V$, f = 20 Hz to 20 kHz	25°C	0.00	07	%
C _{S(OFF)}	Input off-capacitance	f = 1 MHz, V _S = 6 V	25°C		11	pF
C _{D(OFF)}	Output off-capacitance	f = 1 MHz, V _S = 6 V	25°C		13	pF
C _{S(ON)} C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 6 V	25°C		16	pF
POWER SUPPL	Y		•			•
			25°C	С	.3 0.5	^
I _{DD}	V _{DD} supply current	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V},$ $V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	-40°C to +85°C		0.5	- mA
			-40°C to +125°C		0.6	mA
I _{GND}	GND current	V _{DD} = 13.2 V, V _{SS} = 0 V, V _{SELx} = 0 V, 5 V, or V _{DD}	25°C	0.0	06	mA
			25°C	0.3	25 0.5	
I _{DD(FA)}	V _{DD} supply current under fault	$V_S = \pm 60 \text{ V},$	-40°C to +85°C		0.5	mA
		V _{DD} = 13.2 V, V _{SS} = 0 V, V _{SELx} = 0 V, 5 V, or V _{DD}	-40°C to +125°C		0.6	1
CND	GND current under fault		25°C	0	1.5	

When V_S is 10 V, V_D is 1 V. Or when V_S is 1 V, V_D is 10 V. (1)

GND current under fault

0.15

mΑ

 $I_{GND(FA)}$

25°C

When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



7.9 36 V Single Supply: Electrical Characteristics

 V_{DD} = +36 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +36 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG SWIT	ГСН						
			25°C		8.3	11	
R _{ON}	On-resistance	$V_S = 0 \text{ V to } 30 \text{ V},$ $I_S = -10 \text{ mA}$	-40°C to +85°C			14	Ω
		is - To flix	-40°C to +125°C			17	
			25°C		0.06	0.5	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0 \text{ V to } 30 \text{ V},$ $I_S = -10 \text{ mA}$	-40°C to +85°C			0.6	Ω
	onamers		-40°C to +125°C			0.7	
			25°C		0.07	0.4	
R _{FLAT}	On-resistance flatness	$V_S = 0 \text{ V to } 30 \text{ V},$ $I_S = -10 \text{ mA}$	-40°C to +85°C			0.5	Ω
		is - To flix	-40°C to +125°C			0.5	
R _{ON DRIFT}	On-resistance drift	V _S = 18 V, I _S = -1 mA	-40°C to +125°C		0.04		Ω/°C
		V _{DD} = 39.6 V, V _{SS} = 0 V	25°C	-0.7	0.05	0.7	
I _{S(OFF)}	Input leakage current ⁽¹⁾	Switch state is off V _S = 30 V / 1 V V _D = 1 V / 30 V	-40°C to +85°C	-2		2	4
			-40°C to +125°C	-10		10	
	Output off leakage current ⁽¹⁾	V _{DD} = 39.6 V, V _{SS} = 0 V Switch state is off V _S = 30 V / 1 V V _D = 1 V / 30 V	25°C	-0.7	0.05	0.7	nA
I _{D(OFF)}			-40°C to +85°C	-2		2	
			-40°C to +125°C	-12		12	
	Output on leakage current ⁽²⁾	V_{DD} = 39.6 V, V_{SS} = 0 V Switch state is on V_S = V_D = 30 V or 1 V	25°C	-0.7	0.1	0.7	
I _{S(ON)}			-40°C to +85°C	-2		2	nA
I _{D(ON)}			-40°C to +125°C	-15		15	
FAULT CONDI	TION	1					
I _{S(FA)}	Input leakage current durring overvoltage	V _S = 60 / -40 V, V _{DD} = 39.6 V, V _{SS} = 0 V, GND = 0 V	-40°C to +125°C		±90		μA
I _{S(FA)} Grounded	Input leakage current during overvoltage with grounded supply voltages	V _S = ± 60 V, V _{DD} = V _{SS} = 0 V, GND = 0 V	-40°C to +125°C		±125		μA
I _{S(FA)} Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60 \text{ V},$ $V_{DD} = V_{SS} = \text{floating, GND} = 0 \text{ V},$	-40°C to +125°C		±125		μA
		V _S = 60 / –40 V,	25°C	-20	±2	20	
I _{D(FA)}	Output leakage current during overvoltage	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0, \text{ GND} = 0 \text{ V}$	-40°C to +85°C	-30		30	nA
	daming ever vehage	$1 \text{ V} \le \text{V}_{\text{D}} \le 39.6 \text{ V}$	-40°C to +125°C	-60		60	
I _{D(FA)} Grounded	Output leakage current		25°C	-30	±10	30	
	during overvoltage with	$V_S = \pm 60 \text{ V}, \text{ GND} = 0 \text{ V}, $ $V_{DD} = V_{SS} = 0 \text{ V}$	-40°C to +85°C	-50		50	nA
	grounded supply voltages		-40°C to +125°C	-90		90	
	Output leakage current		25°C		±2		
I _{D(FA) Floating}	during overvoltage with	$V_S = \pm 60 \text{ V}$, GND = 0 V, $V_{DD} = V_{SS} = \text{floating}$	-40°C to +85°C		±3		μΑ
	floating supply voltages		-40°C to +125°C		±4		



7.9 36 V Single Supply: Electrical Characteristics (continued)

 V_{DD} = +36 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +36 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
SWITCHING CH	ARACTERISTICS					
			25°C	450	750	
t _{ON}	Turn-on time	$V_S = 18 \text{ V},$ $R_1 = 300 \Omega, C_1 = 12 \text{ pF}$	-40°C to +85°C		830	ns
		Ν = 300 Ω, Ο = 12 μ	-40°C to +125°C		930	
			25°C	100	210	
t _{OFF}	Turn-off time	$V_S = 18 \text{ V},$ $R_L = 300 \Omega, C_L = 12 \text{ pF}$	-40°C to +85°C		230	ns
		11 <u>C</u> = 000 12, O <u>C</u> = 12 pi	-40°C to +125°C		230	
			25°C	150	310	
t _{RESPONSE}	Fault response time	$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +85°C		330	ns
			-40°C to +125°C		350	
			25°C	1100	2200	
t _{RECOVERY}	Fault recovery time	$R_L = 300 \Omega, C_L = 12 pF$	-40°C to +85°C		2700	ns
			-40°C to +125°C		2700	
t _{RESPONSE(FLAG)}	Fault flag response time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_{LFF} = 12 pF	25°C	120		ns
t _{RECOVERY(FLAG)}	Fault flag recovery time	R_L = 300 Ω, C_L = 12 pF, R_{PU} = 1 kΩ, C_{LFF} = 12 pF	25°C	0.6		μs
t _{BBM}	Break-before-make time delay (TMUX7413F only)	V _S = 18 V, R _L = 300 Ω, C _L = 12 pF	25°C	80 120		ns
QJ	Charge injection	V _S = 18 V, C _L = 1 nF	25°C	-330		рC
O _{ISO}	Off-isolation	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 6 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-53		dB
X _{TALK}	Crosstalk	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 6 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-100		dB
BW	−3 dB bandwidth	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 6 \text{ V}$	25°C	650		MHz
I _{LOSS}	Insertion loss	$R_S = 50 \Omega$, $R_L = 50 \Omega$, $C_L = 5 pF$, $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 6 \text{ V}$, $f = 1 \text{ MHz}$	25°C	-0.7		dB
THD+N	Total harmonic distortion plus noise	$R_S = 50 \Omega$, $R_L = 10 k\Omega$, $V_S = 18 V_{PP}$, $V_{BIAS} = 18 V$, f = 20 Hz to 20 kHz	25°C	0.0006		%
C _{S(OFF)}	Input off-capacitance	f = 1 MHz, V _S = 18 V	25°C	12		pF
C _{D(OFF)}	Output off-capacitance	f = 1 MHz, V _S = 18 V	25°C	14		pF
C _{S(ON)} C _{D(ON)}	Input/Output on-capacitance	f = 1 MHz, V _S = 18 V	25°C	16		pF
POWER SUPPL	Y		·			
			25°C	0.3	0.5	
I_{DD}	V _{DD} supply current	V _{DD} = 39.6 V, V _{SS} = 0 V, V _{SELx} = 0 V, 5 V, or V _{DD}	-40°C to +85°C		0.5	mA
			-40°C to +125°C		0.6	
I _{GND}	GND current		25°C	0.06		mA
			25°C	0.25	0.5	
$I_{DD(FA)}$	V _{DD} supply current under fault	$V_S = 60 / -40 V$	-40°C to +85°C		0.5	mA
		$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, V_{SELx} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	-40°C to +125°C		0.6	
I _{GND(FA)}	GND current under fault	<u> </u>	25°C	0.1		mA

⁽¹⁾ When V_S is 30 V, V_D is 1 V. Or when V_S is 1 V, V_D is 30 V.

⁽²⁾ When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.



7.10 Typical Characteristics

at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = -15 V (unless otherwise noted)




Figure 7-5. On-Resistance vs Source or Drain Voltage

Figure 7-6. On-Resistance vs Source or Drain Voltage



at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)





Figure 7-11. On-Resistance vs Source or Drain Voltage

Figure 7-12. On-Resistance vs Source or Drain Voltage



at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)





at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)





Figure 7-24. THD+N vs Frequency



at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)







Figure 7-25. Charge Injection vs Source Voltage - Dual Supply









Figure 7-27. toN and toFF vs Source Voltage

Figure 7-28. t_{ON} and t_{OFF} vs Temperature






Figure 7-29. Crosstalk and Off Isolation vs Frequency Figure 7-30. Insertion Loss vs Frequency



at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)





Figure 7-35. Drain Output Response - Negative Overvoltage

Figure 7-36. Drain Output Response - Negative Overvoltage



at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = –15 V (unless otherwise noted)








Figure 7-38. Drain Output Recovery – Negative Overvoltage



8 Parameter Measurement Information

8.1 On-Resistance

The on-resistance of the TMUX7411F, TMUX7412F, and TMUX7413F is the ohmic resistance across the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. Figure 8-1 shows the measurement setup used to measure R_{ON} . ΔR_{ON} represents the difference between the R_{ON} of any two channels, while R_{ON_FLAT} denotes the flatness that is defined as the difference between the maximum and minimum value of on-resistance measured over the specified analog signal range.




Figure 8-1. On-Resistance Measurement Setup

8.2 Turn-On and Turn-Off Time

Turn-on time (t_{ON}) is defined as the time taken by the output of the TMUX7411F, TMUX7412F, and TMUX7413F to rise to a 90% final value after the SELx signal has past the 50% threshold. Turn off time (t_{OFF}) is defined as the time taken by the output of the TMUX7411F, TMUX7412F, and TMUX7413F to fall to a 10% initial value after the SELx signal has past the 50% threshold. Figure 8-2 shows the setup used to measure t_{ON} and t_{OFF} .




Figure 8-2. toN and toFF Measurement Setup



8.3 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- Source off-leakage current I_{S(OFF)}: the leakage current flowing into or out of the source pin when the switch is off.
- Drain off-leakage current I_{D(OFF)}: the leakage current flowing into or out of the drain pin when the switch is
 off.

Figure 8-3 shows the setup used to measure both off-leakage currents.




Figure 8-3. Off-Leakage Measurement Setup

8.4 On-Leakage Current

Source on-leakage current ($I_{S(ON)}$) and drain on-leakage current ($I_{D(ON)}$) denote the channel leakage currents when the switch is in the on state. $I_{S(ON)}$ is measured with the drain floating, while $I_{D(ON)}$ is measured with the source floating. Figure 8-4 shows the circuit used for measuring the on-leakage currents.




Figure 8-4. On-Leakage Measurement Setup



8.5 Input and Output Leakage Current Under Overvoltage Fault

If any of the source pin voltage goes above the supplies (V_{DD} or V_{SS}) by one threshold voltage (V_{T}), then the overvoltage protection feature of the TMUX7411F, TMUX7412F, and TMUX7413F is triggered to turn off the switch under fault, keeping the fault channel in a high-impedance state. $I_{S(FA)}$ and $I_{D(FA)}$ denotes the input and output leakage current under overvoltage fault conditions, respectively. When the overvoltage fault occurs, the supply (or supplies) can either be in normal operating condition (Figure 8-5) or abnormal operating condition (Figure 8-6). During abnormal operating condition, the supply (or supplies) can either be unpowered ($V_{DD} = V_{SS} = 0$ V) or floating ($V_{DD} = V_{SS} = 0$ connection), and remains within the leakage performance specifications.




Figure 8-5. Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Normal Supplies




Figure 8-6. Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Unpowered or Floating Supplies



8.6 Fault Response Time

Fault response time ($t_{RESPONSE}$) measures the delay between the source voltage exceeding the supply voltage (V_{DD} or V_{SS}) by 0.5 V and the drain voltage failing to 90% of the fault supply voltage exceeded. Figure 8-7 shows the setup used to measure $t_{RESPONSE}$.




Figure 8-7. Fault Response Time Measurement Setup

8.7 Fault Recovery Time

Fault recovery time ($t_{RECOVERY}$) measures the delay between the source voltage falling from overvoltage condition to below supply voltage (V_{DD} or V_{SS}) plus 0.5 V and the drain voltage rising from 0 V to 50% of the fault supply voltage exceeded. Figure 8-8 shows the setup used to measure $t_{RECOVERY}$.




Figure 8-8. Fault Recovery Time Measurement Setup



8.8 Fault Flag Response Time

Fault flag response time ($t_{RESPONSE(FLAG)}$) measures the delay between the source voltage exceeding the fault supply voltage (V_{DD} or V_{SS}) by 0.5 V and the general fault flag (FF) pin to go below 10% of its original value. Figure 8-9 shows the setup used to measure $t_{RESPONSE(FLAG)}$.




Figure 8-9. Fault Flag Response Time Measurement Setup

8.9 Fault Flag Recovery Time

Fault flag recovery time ($t_{RECOVERY(FLAG)}$) measures the delay between the source voltage falling from overvoltage condition to below fault supply voltage (V_{DD} or V_{SS}) plus 0.5 V and the general fault flag (FF) pin to rise above 3 V with 5 V external pull-up. Figure 8-10 shows the setup used to measure $t_{RECOVERY(FLAG)}$.




Figure 8-10. Fault Flag Recovery Time Measurement Setup



8.10 Charge Injection

Charge injection is a measure of the glitch impulse transferred from the logic input to the signal path during logic pin switching, and is denoted by the symbol Q_{INJ} . Figure 8-11 shows the setup used to measure charge injection from the source to drain.




Figure 8-11. Charge-Injection Measurement Setup

8.11 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 8-12 shows the setup used to measure off isolation.




Figure 8-12. Off Isolation Measurement Setup



8.12 Inter-Channel Crosstalk

Figure 8-13 shows how the inter-channel crosstalk ($X_{TALK(INTER)}$) measures the voltage at the source pin (Sx) of a switch channel when a signal is applied at the source pin of an different switch channel.




Figure 8-13. Inter-Channel Crosstalk Measurement Setup

8.13 Bandwidth

Bandwidth (BW) is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. Figure 8-14 shows the setup used to measure bandwidth of the switch.




Figure 8-14. Bandwidth Measurement Setup



8.14 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the switch output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. Figure 8-15 shows the setup used to measure THD+N of the devices.




Figure 8-15. THD+N Measurement Setup




9 Detailed Description

9.1 Overview

The TMUX741xF devices are 44-V fault protected switches in a 1:1, 4 channel configuration. The devices work well with dual supplies (± 5 V to ± 22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as VDD = 15 V, VSS = -5 V). The overvoltage protection feature on the source pins works under powered and powered-off conditions, allowing for use in harsh industrial environments. The powered-off condition includes floating power supplies, grounded power supplies, or power supplies at any level that are below the undervoltage (UV) threshold.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Flat ON-Resistance

The TMUX7411F, TMUX7412F, and TMUX7413F are designed with a special switch architecture to produce ultra-flat on-resistance (R_{ON}) across most of the switch input operation region. The flat R_{ON} response allows the device to be used in precision sensor applications since the R_{ON} is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so no unwanted noise is produced from the device to affect sampling accuracy.

9.3.2 Protection Features

The TMUX7411F, TMUX7412F, and TMUX7413F offer a number of protection features to enable robust system implementations.

9.3.2.1 Input Voltage Tolerance

The maximum voltage that can be applied to any source input pin is +60 V or −60 V, allowing the device to handle typical voltage fault condition in industrial applications. Caution: the device has different maximum stress ratings across different pin combinations and are defined as the following:

1. Between source pins and supply rails: 85 V

For example, if the device is powered by V_{DD} supply of 25 V, then the maximum negative signal level on any source pin is -60 V. If the device is powered by V_{DD} supply of 40 V, then the maximum negative signal level on any source pin is reduced to -45 V to maintain the 85 V maximum rating across the source pin and the supply.

2. Between source pins and the same drain pins: 85 V

For example, if channel S1 is ON and an overvoltage voltage fault of –60 V occurs on the source pin, then the maximum positive voltage signal level driven on the drain pin channel D1 is 25 V to maintain the 85 V maximum rating across the source pin and the drain pin.



9.3.2.2 Powered-Off Protection

When the supplies of TMUX7411F, TMUX7412F, and TMUX7413F are removed ($V_{DD}/V_{SS} = 0$ V or floating), the source (Sx) pins of the device remain in high impedance (Hi-Z) state, and the device performance remains within the leakage performance. Powered-off protection minimizes system complexity by removing the need to control power supply sequencing of the system. The feature prevents errant voltages on the input source pins from reaching the rest of the system and maintains isolation when the system is powering up. Without powered-off protection, signals on the input source pins can back-power the supply rails through internal ESD diodes and cause potential damage to the system.

A GND reference must always be present to ensure proper operation. Source and drain voltage levels of up to $\pm 60 \text{ V}$ are blocked in the powered-off condition.

9.3.2.3 Fail-Safe Logic

Fail-safe logic circuitry allows voltages on the logic control pins to be applied before the supply pins, protecting the device from potential damage. The switch is specified to be in the OFF state, regardless of the state of the logic signals. The logic inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage condition.

Fail-safe logic also allows the TMUX741xF devices to interface with a voltage greater than V_{DD} during normal operation to add maximum flexibility in system design. For example, with a V_{DD} of = 15 V, the logic control pins could be connected to +24 V for a logic high signal which allows different types of signals, such as analog feedback voltages, to be used when controlling the logic inputs. Regardless of the supply voltage, the logic inputs can be interfaced as high as 44 V.

9.3.2.4 Overvoltage Protection and Detection

The TMUX7411F, TMUX7412F, and TMUX7413F detect overvoltage inputs by comparing the voltage on a source pin (Sx) with the supplies (V_{DD} and V_{SS}). A signal is considered overvoltage if it exceeds the supply voltages by the threshold voltage (V_{T}).

The switch automatically turns OFF regardless of the logic controls when an overvoltage is detected. The source pin becomes high impedance and ensures only small leakage current flows through the switch. The drain pin (Dx) is left floating when the fault channel is selected by the logic control. For example, if the source voltage exceeds V_{DD} or V_{SS} , then the drain output is left floating and the circuit connected to the drain pin, such as R_L and C_L , determines the final voltage.

9.3.2.5 ESD Protection

All pins on the TMUX7411F, TMUX7412F, and TMUX7413F support HBM ESD protection level up to ±6 kV, which helps prevent the device from being damaged by ESD events during manufacturing process.

The drain pins (Dx) have internal ESD protection diodes to the supplies V_{DD} and V_{SS} , therefore the voltage at the drain pins must not exceed the supply voltages to prevent excessive diode current. The source pins have specialized ESD protection that allows the signal voltage to reach ± 60 V regardless of the supply voltage level. Exceeding ± 60 V on any source input may damage the ESD protection circuitry on the device and cause the device to malfunction if the damage is excessive.

9.3.2.6 Latch-Up Immunity

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

In the TMUX7411F, TMUX7412F, and TMUX7413F devices, an insulating oxide layer is placed on top of the silicon substrate to prevent any parasitic junctions from forming. As a result, the devices are latch-up immune under all circumstances by device construction.

9.3.2.7 EMC Protection

The TMUX7411F, TMUX7412F, and TMUX7413F are not intended for standalone electromagnetic compatibility (EMC) protection in industrial applications. There are three common high voltage transient specifications that govern industrial high voltage transient specification: IEC61000-4-2 (ESD), IEC61000-4-4 (EFT), and IEC61000-4-5 (surge immunity). A transient voltage suppressor (TVS), along with some low-value series current limiting resistor, are required to prevent source input voltages from going above the rated ±60 V limits.

When selecting a TVS protection device, it is critical to ensure that the maximum working voltage is greater than both the normal operating range of the input source pins to be protected and any known system common-mode overvoltage that may be present due to miswiring, loss of power, or short circuit. Figure 9-1 shows an example of the proper design window when selecting a TVS device.

Region 1 denotes normal operation region of TMUX7411F, TMUX7412F, and TMUX7413F, where the input source voltages stay below the supplies V_{DD} and V_{SS} . Region 2 represents the range of possible persistent DC (or long duration AC overvoltage fault) presented on the source input pins. Region 3 represents the margin between any known DC overvoltage level and the absolute maximum rating of the TMUX741xF. The TVS breakdown voltage must be selected to be less than the absolute maximum rating of the TMUX7411F, TMUX7412F, and TMUX7413F, but greater than any known possible persistent DC or long duration AC overvoltage fault to avoid triggering the TVS inadvertently. Region 4 represents the margin system designers must impose when selecting the TVS protection device to prevent accidental triggering of ESD cells of the TMUX7411F, TMUX7412F, and TMUX7413F devices.




Figure 9-1. System Operation Regions and Proper Region of Selecting a TVS Protection Device

9.3.3 Overvoltage Fault Flags

The voltages on the source input pins of the TMUX7411F, TMUX7412F, and TMUX7413F are continuously monitored, and the status of whether an overvoltage condition occurs is indicated by an active low general fault flag (FF). The voltage on the FF pin indicates if any of the source input pins are experiencing an overvoltage condition. If any source pin voltage exceeds the fault supply voltages by a V_T , the FF output is pulled-down to below V_{OL} .

The FF pin is an open-drain output and an external pull-up resistor of 1 k Ω is recommended. The pull-up voltage can be in the range of 1.8 V to 5.5 V, depending on the controller voltage the device interfaces with.



9.3.4 Bidirectional Operation

The TMUX7411F, TMUX7412F, and TMUX7413F conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). However, it is noted that the overvoltage protection is implemented only on the source (Sx) side. The voltage on the drain is only allowed to swing between V_{DD} and V_{SS} and no overvottage protection is available on the drain side.

The flatest on-resistance region extends from V_{SS} to roughly 3 V below V_{DD} . Once the signal is within 3 V of V_{DD} the on-resistance will expoentially increase and may impact desired signal transmission.

9.4 Device Functional Modes

The TMUX7411F, TMUX7412F, and TMUX7413F offer two modes of operation (normal mode and fault mode) depending on whether any of the input pins experience an overvoltage condition.

9.4.1 Normal Mode

Signals of up to V_{DD} and V_{SS} can be passed through the switch from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx) in normal mode operation. As provided in Table 9-1, Table 9-2, and Table 9-3, the select pins (SELx) determine which switch path to turn on. The following conditions must be satisfied for the switch to stay in the ON condition:

- The difference between the supples (V_{DD} V_{SS}) must be greater than or equal to 8 V.
- The input signals on the source (Sx) or the drain (Dx) must be be between V_{DD}+ V_T and V_{SS} V_T.
- The select control logic (SELx) must have selected the switch.

9.4.2 Fault Mode

The TMUX7411F, TMUX7412F, and TMUX7413F enter into fault mode when any of the input signals on the source (Sx) pins exceed V_{DD} or V_{SS} by a threshold voltage V_{T} . Under the overvoltage condition, the switch input experiencing the fault automatically turns off regardless of the logic status, and the source pin becomes high impedance with negligible amount of leakage current flowing through the switch. When the fault channel is turned-on by the select control logic (SELx), the drain pin (Dx) left floating and the final voltage is determined by the circuitry connected to the drain pin.

In the fault mode, the general fault flag (FF) is asserted low.

The overvoltage protection is provided only for the source (Sx) input pins. The drain (Dx) pin, if used as signal input, must stay in between V_{DD} and V_{SS} at all time since no overvoltage protection is implemented on the drain pin.



9.4.3 Truth Tables

Table 9-1, Table 9-2, and Table 9-3 show the truth tables for the TMUX7411F, TMUX7412F, and TMUX7413F, respectively. Each switch is independently controlled by its own select pin.

Table 9-1. TMUX7411F Truth Table

SELx	Switch x (S1 to S4)
0	Channel x ON
1	Channel x OFF

Table 9-2. TMUX7412F Truth Table

SELx	Switch x (S1 to S4)
0	Channel x OFF
1	Channel x ON

Table 9-3. TUMUX7413F Truth Table

SELx	STATE
0	Switch 1, 4 OFF Switch 2, 3 ON
1	Switch 1, 4 ON Switch 2, 3 OFF

If unused, SELx pins must be tied to GND to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connected to GND.



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The TMUX7411F, TMUX7412F, and TMUX7413F are part of the fault protected switches and multiplexers family of devices. The abilty to protect downstream components from overvoltage events up to ±60 V and latch-up immunity features makes these switches and multiplexers suitable for harsh environments.

10.2 Typical Application

The need to monitor remote sensors is common among factory automation control systems. For example, an analog input module or mixed module (AI, AO, DI, and DO) of a programmable logic controller (PLC) will interface to a field transmitter to monitor various process sensors at remote locations around the factory. A switch or multiplexer is often used to connect multiple inputs from the system and reduce the number of downstream channels.

There are a number of fault cases that may occur that can be damaging to many of the integrated circuits. Such fault conditions may include, but are not limited to, human error from wiring the connections incorrectly, component failure, wire shorts, electromagnetic interference (EMI), transient distrubances, and more.




Figure 10-1. Typical Application



10.2.1 Design Requirements

Table 10-1. Design Parameters

PARAMETER	VALUE					
Positive supply (V _{DD}) mux	+15 V					
Negative supply (V _{SS}) mux	-15 V					
Power board supply voltage	24 V					
Input or output signal range non-faulted	−15 V to 15 V					
Overvoltage protection levels	-60 V to 60 V					
Control logic thresholds	1.8 V compatible, up to 44 V					
Temperature range	-40°C to +125°C					


10.2.2 Detailed Design Procedure


The normal operation of the application is to take multiple differential inputs and use a multi-channel switch to pass the signal to the downstream instrumentation amplifier. A fault protected switch can add extra robustness to the system against fault conditions while also reducing the number of components required to interface with the systems physical input channels.

The previous image shows the case where a human wired the condition incorrectly and one of the input connectors shorted to the power board supply voltage. If the board supply voltage is higher than the power supply of the multiplexer, then the TMUX741xF device will disconnect the source input from passing the signal to protect the downstream components. The drain pin of the mux channels under fault will be left floating.

10.2.3 Application Curves

The previous example shows how the fault protection of the TMUX741xF is utilized to protect downstream components from damage due to incorrect wiring connections from the power module. Figure 10-2 shows an example of positive overvoltage fault response with a fast fault ramp rate of 50 V/µs. Figure 10-3 shows the extremely flat on-resistance across source voltage while operating within a common signal range of ±10 V. These features make the TMUX741xF an ideal solution for factory automation applications that may face various fault conditions but also require excellent linearity and low distortion.





Submit Document Feedback



11 Power Supply Recommendations

The TMUX7411F, TMUX7412F, and TMUX7413F operates across a wide supply range of ± 5 V to ± 22 V (8 V to 44 V in single-supply mode). They also perform well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V. Use a supply decoupling capacitor ranging from 1 μ F to 10 μ F at the V_{DD} and V_{SS} pins to ground for improved supply noise immunity. Always ensure the ground (GND) connection is established before supplies are ramped.

12 Layout

12.1 Layout Guidelines

Figure 12-1 and Figure 12-2 shows an example of a PCB layout with the TMUX741xF. The following are some key considerations:

- Decouple the V_{DD} and V_{SS} pins with a 1-μF capacitor, placed as close to the pin as possible. Make sure that
 the capacitor voltage rating is sufficient for the V_{DD} and V_{SS} supplies.
- Multiple decoupling capacitors can be used if their is a lot of noise in the system. For example, a 0.1-μF and 1-μF can be placed on the supply pins. If multiple capacitors are used, placing the lowest value capacitor closest to the supply pin is recommended.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
 possible, and only make perpendicular crossings when necessary.

12.2 Layout Example




Figure 12-1. TSSOP Layout Example




Figure 12-2. WQFN Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note
- Texas Instruments, Improving Analog Input Modules Reliability Using Fault Protected Multiplexers application report
- Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, Protection Against Overvoltage Events, Miswiring, and Common Mode Voltages application report
- Texas Instruments, *Using Latch-Up Immune Multiplexers to Help Improve System Reliability* application report

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-Nov-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7411FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX	Commiss
										7411F	Samples
TMUX7412FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 7412F	Samples
TMUX7413FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX 7413F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 12-Nov-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7411FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7412FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7413FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 12-Nov-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7411FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0
TMUX7412FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0
TMUX7413FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated