





**TMUX6234** 

SCDS442B - JULY 2020 - REVISED DECEMBER 2022

# TMUX6234 36 V, Low Ron, 2:1, 4 Channel Precision Switches with 1.8 V Logic

#### 1 Features

Dual supply range: ±4.5 V to ±18 V Single supply range: 4.5 V to 36 V

Low on-resistance: 3.6  $\Omega$ Low crosstalk: -105 dB

Low propagation delay: 450 ps

High current support: 400 mA (maximum)

-40°C to +125°C operating temperature

1.8 V logic compatible inputs

Fail-safe logic


Rail-to-rail operation

Bidirectional signal path

Break-before-make switching

## 2 Applications

- Remote radio units (RRU)
- Active antenna system mMIMO (AAS)
- Programmable logic controllers (PLC)
- Analog input modules
- Semiconductor test equipment
- Battery test equipment
- Data acquisition systems (DAQ)
- **Ultrasound scanners**
- Patient monitoring and diagnostics
- Optical networking
- Optical test equipment
- Wired networking



## 3 Description

The TMUX6234 is a multi-channel CMOS switch with low on-resistance. The TMUX6234 contains four independently controlled SPDT switches with an EN pin to enable or disable all four channels. The device supports single supply (4.5 V to 36 V), dual supplies (±4.5 V to ±18 V), or asymmetric supplies (such as  $V_{DD}$  = 18 V and  $V_{SS}$  = -5 V). The TMUX6234 supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from V<sub>SS</sub> to  $V_{DD}$ .


All logic control input pins support logic levels from 1.8 V to V<sub>DD</sub>, ensuring logic compatibility when operating with a wide range of logic voltages. Fail-Safe Logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage.

The TMUX6234 is part of the precision switches and multiplexers family of devices. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications.

#### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX6234	PW (TSSOP, 20)	6.50 mm × 4.40 mm
	RRQ (WQFN, 20)	4.00 mm × 4.00 mm

For all available packages, see the package option addendum at the end of the data sheet.



**Typical Application** 



## **Table of Contents**

1 Features1	7.9 Charge Injection	.22
2 Applications1	7.10 Off Isolation	
3 Description1	7.11 Crosstalk	. 23
4 Revision History2	7.12 Bandwidth	. 23
5 Pin Configuration and Functions3	7.13 THD + Noise	. 24
6 Specifications4	7.14 Power Supply Rejection Ratio (PSRR)	. 24
6.1 Absolute Maximum Ratings4	8 Detailed Description	
6.2 ESD Ratings4	8.1 Overview	. 25
6.3 Thermal Information4	8.2 Functional Block Diagram	.25
6.4 Recommended Operating Conditions5	8.3 Feature Description	25
6.5 Source or Drain Continuous Current5	8.4 Device Functional Modes	27
6.6 36 V Single Supply: Electrical Characteristics 6	8.5 Truth Tables	
6.7 36 V Single Supply: Switching Characteristics 7	9 Application and Implementation	. 28
6.8 ±15 V Dual Supply: Electrical Characteristics8	9.1 Application Information	. 28
6.9 ±15 V Dual Supply: Switching Characteristics9	9.2 Typical Application	. 28
6.10 12 V Single Supply: Electrical Characteristics 10	10 Power Supply Recommendations	30
6.11 12 V Single Supply: Switching Characteristics 11	11 Layout	.30
6.12 ±5 V Dual Supply: Electrical Characteristics12	11.1 Layout Guidelines	. 30
6.13 ±5 V Dual Supply: Switching Characteristics 13	11.2 Layout Example	
6.14 Typical Characteristics14	12 Device and Documentation Support	
7 Parameter Measurement Information18	12.1 Documentation Support	. 32
7.1 On-Resistance18	12.2 Receiving Notification of Documentation Updates.	.32
7.2 Off-Leakage Current18	12.3 Support Resources	
7.3 On-Leakage Current19	12.4 Trademarks	
7.4 Transition Time19	12.5 Electrostatic Discharge Caution	
7.5 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	12.6 Glossary	.32
7.6 Break-Before-Make20	13 Mechanical, Packaging, and Orderable	
7.7 t <sub>ON (VDD)</sub> Time21	Information	. 32
7.8 Propagation Delay21		

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (August 2021) to Revision B (December 2022)	Page
Changed the status of the PW package from: preview to: active	
Changes from Povision * / June 2024) to Povision A /August 2024)	Pogo
Changes from Revision * (June 2021) to Revision A (August 2021)	Page
Changed the document status from: Advanced Information to: Production Data	1

# **5 Pin Configuration and Functions**




Figure 5-1. TMUX6234 PW Package, 20-Pin TSSOP Figure 5-2. TMUX6234 RRQ Package, 20-Pin WQFN (Top View)

Table	5-1	Pin	Functions	<b>TMUX6234</b>

	PIN		TYPE <sup>(1)</sup>	DESCRIPTION (2)		
NAME	PW NO.	RRQ NO.	TYPE(")	DESCRIPTION (2)		
		I/O	Drain pin 1. Can be an input or output.			
D2	8	6	I/O	Drain pin 2. Can be an input or output.		
D3	13	11	I/O	Drain pin 3. Can be an input or output.		
D4	18	15	I/O	Drain pin 4. Can be input or output		
EN	15	18	1	Active low logic enable; has internal pull-down resistor. The SELx logic inputs determine switch connections when this pin is low (see Section 8.5).		
GND	6	4	Р	Ground (0 V) reference.		
S1A	2	20	I/O	Source pin 1A. Can be an input or output.		
S1B	4	2	I/O	Source pin 1B. Can be an input or output.		
S2A	9	7	I/O	Source pin 2A. Can be an input or output.		
S2B	7	5	I/O	Source pin 2B. Can be an input or output.		
S3A	12	10	I/O	Source pin 3A. Can be an input or output.		
S3B	14	12	I/O	Source pin 3B. Can be an input or output.		
S4A	19	16	I/O	Source pin 4A. Can be an input or output.		
S4B	17	14	I/O	Source pin 4B. Can be an input or output.		
SEL1	1	19	I	Logic control input 1; has internal pull-down resistor. Controls switch 1 (see Section 8.5).		
SEL2	10	8	I	Logic control input 2; has internal pull-down resistor. Controls switch 2 (see Section 8.5).		
SEL3	11	9	I	Logic control input 3; has internal pull-down resistor. Controls switch 3 (see Section 8.5).		
SEL4	20	17	I	Logic control input 4, has internal pull-down resistor. Controls switch 4 (see Section 8.5).		
VDD	16	13	Р	Positive power supply. This pin has the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between VDD and GND.		
VSS	5	3	Р	Negative power supply. This pin has the most negative power-supply potential. This pin can be connected to ground in single supply applications. Connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between VSS and GND for reliable operation.		
Thermal Pa	ad		_	The thermal pad is not connected internally. There is no requirement to solder this pad. If connected, it is recommended to leave the pad floating or tied to GND.		

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to Section 8.4 for what to do with unused pins.

## **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>DD</sub> -V <sub>SS</sub>			38	V
V <sub>DD</sub>	Supply voltage	-0.5	38	V
V <sub>SS</sub>		-38	0.5	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SELx, EN)	-0.5	38	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SELx, EN)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (SxA, SxB, Dx)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	-30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (SxA, SxB, Dx)		I <sub>DC</sub> ± 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P <sub>tot</sub>	Total power dissipation (QFN package) <sup>(5)</sup>		1680	mW

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- 4) Refer to Source or Drain Continuous Current table for IDC specifications.
- (5) For QFN package:  $P_{tot}$  derates linearly above  $T_A = 70^{\circ}$ C by 24.8mW/°C.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discrarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Thermal Information**

		TMU	X6234	
	THERMAL METRIC(1)	PW (TSSOP)	RRQ (WQFN)	UNIT
		20 PINS	20 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	74.7	40.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	19.9	24.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.3	16.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.7	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	31.7	16.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

## **6.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub> (1)	Power supply voltage differential	4.5	36	V
$V_{DD}$	Positive power supply voltage	4.5	36	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (SxA, SxB, Dx)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>SEL</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	36	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (SxA, SxB, Dx)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

- $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD} V_{SS}$ )  $\leq$  36 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

## 6.5 Source or Drain Continuous Current

at supply voltage of V<sub>DD</sub> ± 10%, V<sub>SS</sub> ± 10 % (unless otherwise noted)

CON	TINUOUS CURRENT PER CHANNEL	T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C	T <sub>A</sub> = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1A - 25 C	1A - 65 C	1A - 129 C	ONII
	±15 V Dual Supply <sup>(1)</sup>	360	235	130	mA
	+36 V Single Supply	345	225	128	mA
PW (TSSOP)	+12 V Single Supply	260	177	108	mA
	±5 V Dual Supply	255	175	105	mA
	+5 V Single Supply	170	129	80	mA
	±15 V Dual Supply <sup>(1)</sup>	400	230	120	mA
	+36 V Single Supply	300	190	110	mA
RRQ (WQFN)	+12 V Single Supply	300	180	100	mA
	±5 V Dual Supply	300	180	100	mA
	+5 V Single Supply	240	150	85	mA

<sup>(1)</sup> Specified for nominal supply voltage only.



# 6.6 36 V Single Supply: Electrical Characteristics

 $\begin{aligned} &V_{DD} = +36 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)} \\ &\text{Typical at V}_{DD} = +36 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = 25 ^{\circ}\text{C} \text{ (unless otherwise noted)} \end{aligned}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 30 V	25°C		3.6	6.2	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			7.9	Ω
		Refer to On-Resistance	-40°C to +125°C			9.4	Ω
		V <sub>S</sub> = 0 V to 30 V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V <sub>S</sub> = 0 V to 30 V	25°C		1.6	1.8	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	I <sub>S</sub> = -10 mA	-40°C to +85°C			2.5	Ω
		Refer to On-Resistance	-40°C to +125°C		3.6 6. 7. 9. 0.2 0. 0. 1.6 1. 2. 3. 0.015 0.02 0. 1.04 0. 3. 0.04 0. 3. 0.04 0. 3. 0.06 10.005 3.	3.1	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 18 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.015		Ω/°C
		Switch state is off	25°C	-0.4	0.02	0.4	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_S = 30 \text{ V} / 1 \text{ V}$ $V_D = 1 \text{ V} / 30 \text{ V}$	-40°C to +85°C	-2		2	nA
		Refer to Off-Leakage Current	-40°C to +125°C	-15		15	nA
		Switch state is off	25°C	-0.5	0.04	0.5	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	$V_S = 30 \text{ V} / 1 \text{ V}$ $V_D = 1 \text{ V} / 30 \text{ V}$	-40°C to +85°C	-8		8	nA
		Refer to Off-Leakage Current	-40°C to +125°C	-30		30	nA
		Switch state is on	25°C	-0.5	0.04	0.5	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	$V_S = V_D = 30 \text{ V or } 1 \text{ V}$	-40°C to +85°C	-4		4	nA
I <sub>D(ON)</sub>		Refer to On-Leakage Current	-40°C to +125°C	-30		30	nA
LOGIC IN	PUTS (SEL / EN pins)			•			
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.6	1.2	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY		•	-		'	
		.,	25°C		65	100	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 36 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C		-0.5     0.04     0.5       -4     4       -30     30       1.3     36       0     0.8       0.6     1.2       -0.1     -0.005       3       65     100       110	110	μΑ
			-40°C to +125°C			130	μA

<sup>(1)</sup> When  $V_S$  is 30 V,  $V_D$  is 1 V. Or when  $V_S$  is 1 V,  $V_D$  is 30 V.

When  $V_S$  is at a voltage potential,  $V_D$  is floating. Or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 6.7 36 V Single Supply: Switching Characteristics

 $V_{DD}$  = +36 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +36 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 18 V	25°C		90	170	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			170	ns
		V <sub>S</sub> = 18 V	25°C		95	180	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			200	ns
		Time	-40°C to +125°C	90 170 190 200 95 180 200 210 85 150 160 170 40 1 1 1 0.15 0.15 0.15 560 3 -82 -62 -105 95 -0.35 -46	ns		
		V <sub>S</sub> = 18 V	25°C		85	150	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			160	ns
		Time	-40°C to +125°C			170	ns
		V <sub>S</sub> = 18 V,	25°C		40		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 1µs	25°C		0.15		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega, C_L = 35pF$	-40°C to +85°C		0.15		ms
	(VDD to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.15		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		560		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 18 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		3		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$ Refer to Crosstalk	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		95		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 10 M $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-46		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ =18 V, $V_{BIAS}$ = 18 V $R_{L}$ = 10 kΩ , $C_{L}$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0006		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 18 V, f = 1 MHz	25°C		17		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 18 V, f = 1 MHz	25°C		28		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 18 V, f = 1 MHz	25°C		77		pF



## 6.8 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

• .	$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, I_A = $ PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -10 V to +10 V	25°C		3.6	5.5	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			7.1	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
	On-resistance mismatch between channels	V <sub>S</sub> = -10 V to +10 V	25°C		0.3	0.7	Ω
$\Delta R_{ON}$		$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			1	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.4	1.5	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.7	Ω
		Refer to On-Resistance	-40°C to +125°C			1.9	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.015		Ω/°C
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.6	0.01	0.6	nA
lovores		Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	–40°C to +85°C	-2		2	nA
I <sub>S(OFF)</sub>		V <sub>D</sub> = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +125°C	-10		10	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.8	0.02	0.8	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-6		6	nA
	Diam on leakage current	V <sub>D</sub> = -10 V / +10 V Refer to Off-Leakage Current	-40°C to +125°C	-30		30	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.8	0.02	0.8	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-6		6	nA
I <sub>D(ON)</sub>		Refer to On-Leakage Current	-40°C to +125°C	-30		30	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.6	1.2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY						
			25°C		42	70	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			80	μΑ
			-40°C to +125°C			95	μΑ
			25°C		8	25	μΑ
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	–40°C to +85°C			30	μΑ
			-40°C to +125°C			40	μΑ

When  $V_S$  is positive,  $V_D$  is negative. Or when  $V_S$  is negative,  $V_D$  is positive. When  $V_S$  is at a voltage potential,  $V_D$  is floating. Or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 6.9 ±15 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 10 V	25°C		105	190	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			200	ns
		Refer to Transition Time	-40°C to +125°C			210	ns
		V <sub>S</sub> = 10 V	25°C		105	190	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			200	ns
		Time	-40°C to +125°C			210	ns
		V <sub>S</sub> = 10 V	25°C		80	150	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			160	ns
		Time	-40°C to +125°C			170	ns
		V <sub>S</sub> = 10 V,	25°C		50		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 1µs	25°C		0.16		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.16		ms
	(VDD to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.16		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		450		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		3		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		100		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 10 M $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-48		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 15 V, $V_{BIAS}$ = 0 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0004		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		16		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		28		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		77		pF



# 6.10 12 V Single Supply: Electrical Characteristics

 $\begin{aligned} &V_{DD} = +12 \text{ V} \pm 10\%, \text{ V}_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)} \\ &\text{Typical at V}_{DD} = +12 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)} \end{aligned}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 10 V	25°C		6.2	12	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			15	Ω
		Refer to On-Resistance	-40°C to +125°C			18	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		0.3	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	cnanneis	Refer to On-Resistance	-40°C to +125°C			1	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		2.4	3.6	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			3.9	Ω
		Refer to On-Resistance	-40°C to +125°C			4.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.025		Ω/°C
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.4	0.01	0.4	nA
lovore)		Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-1		1	nA
I <sub>S(OFF)</sub>		V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-8		8	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.5	0.02	0.5	nA
l		Switch state is off V <sub>S</sub> = 10 V / 1 V	-40°C to +85°C	-6		6	nA
I <sub>D(OFF)</sub>		V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	-40°C to +125°C	-30		30	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.5	0.02	0.5	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 10 \text{ V}$ or 1 V	-40°C to +85°C	-6		6	nA
I <sub>D(ON)</sub>		Refer to On-Leakage Current	-40°C to +125°C	-30		30	nA
LOGIC IN	PUTS (SEL / EN pins)			-			
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.6	1.2	μΑ
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY					-	
		40.03434	25°C		33	60	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			70	μΑ
			-40°C to +125°C			80	μΑ

When  $V_S$  is 10 V,  $V_D$  is 1 V. Or when  $V_S$  is 1 V,  $V_D$  is 10 V. When  $V_S$  is at a voltage potential,  $V_D$  is floating. Or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 6.11 12 V Single Supply: Switching Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		V <sub>S</sub> = 8 V	25°C		105	210	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			230	ns
		Refer to Transition Time	-40°C to +125°C			260	ns
		V <sub>S</sub> = 8 V	25°C		110	210	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			230	ns
, ,		Time	-40°C to +125°C		-	260	ns
		V <sub>S</sub> = 8 V	25°C		105	200	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			220	ns
, ,		Time	-40°C to +125°C		-	250	ns
		V <sub>S</sub> = 8 V,	25°C		60		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
	•	Refer to Break-Before-Make	-40°C to +125°C	1	-		ns
		V <sub>DD</sub> rise time = 1μs	25°C		0.16		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		0.16		ms
	(VDB to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.16		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		500		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 6 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		3		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$ Refer to Crosstalk	25°C		-105		dB
BW	–3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		130		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		-0.5		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 10 M $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR			-48		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 \text{ V}, V_{BIAS} = 6 \text{ V}$ $R_{L} = 10 \text{ k}\Omega$ , $C_{L} = 5 \text{ pF}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ Refer to THD + Noise		0.0016		%	
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		19		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		33		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		78		pF



## 6.12 ±5 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -4.5 V to +4.5 V	25°C		7	13.5	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			16.2	Ω
		Refer to On-Resistance	-40°C to +125°C			18.5	Ω
		V <sub>S</sub> = -4.5 V to +4.5 V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_{D} = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
		Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V <sub>S</sub> = -4.5 V to +4.5 V	25°C		2.6	3.8	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{ mA}$	-40°C to +85°C			4.2	Ω
		Refer to On-Resistance	-40°C to +125°C			4.9	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.03		Ω/°C
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -5.5 V	25°C	-0.5	0.01	0.5	nA
lovore:		Switch state is off $V_S = +4.5 \text{ V} / -4.5 \text{ V}$	-40°C to +85°C	-1		1	nA
I <sub>S(OFF)</sub>		$V_D = -4.5 \text{ V} / + 4.5 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-5		5	nA
		$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V	25°C	-0.5	0.01	0.5	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +4.5 \text{ V} / -4.5 \text{ V}$	-40°C to +85°C	-3		3	nA
	Drain on leakage current	$V_D = -4.5 \text{ V} / + 4.5 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-8		8	nA
		V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -5.5 V	25°C	-0.5	0.01	0.5	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 4.5 \text{ V}$	-40°C to +85°C	-3		3	nA
$I_{D(ON)}$		Refer to On-Leakage Current	-40°C to +125°C	-8		8	nA
LOGIC IN	PUTS (SEL / EN pins)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		36	٧
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	٧
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.6	1.2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3		pF
POWER S	SUPPLY						
			25°C		28	45	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			55	μA
			-40°C to +125°C			85	μA
			25°C		4	10	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			15	μA
			-40°C to +125°C			25	μΑ

 <sup>(1)</sup> When V<sub>S</sub> is positive, V<sub>D</sub> is negative. Or when V<sub>S</sub> is negative, V<sub>D</sub> is positive.
 (2) When V<sub>S</sub> is at a voltage potential, V<sub>D</sub> is floating. Or when V<sub>D</sub> is at a voltage potential, V<sub>S</sub> is floating.

# 6.13 ±5 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +5 V,  $V_{SS}$  = -5 V,  $T_A$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 3 V	25°C		120	210	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			230	ns
		Refer to Transition Time	-40°C to +125°C			250	ns
		V <sub>S</sub> = 3 V	25°C		130	220	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			240	ns
		Time	-40°C to +125°C			260	ns
		V <sub>S</sub> = 3 V	25°C		120	210	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on and Turn-off	-40°C to +85°C			230	ns
		Time	-40°C to +125°C			250	ns
		V <sub>S</sub> = 3 V,	25°C		65		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C	1			ns
		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 1µs	25°C		0.16		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300 \Omega, C_L = 35pF$	-40°C to +85°C		0.16		ms
	(VDD to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.16		ms
t <sub>PD</sub>	Propagation delay	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF Refer to Propagation Delay	25°C		400		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		1		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1MHz$ Refer to Crosstalk	25°C		-105		dB
BW	-3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		130		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		-0.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 10 M $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		-53		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 5 V, $V_{BIAS}$ = 0 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.002		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		20		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		34		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		80		pF



#### **6.14 Typical Characteristics**

at T<sub>A</sub> = 25°C (unless otherwise noted)





Figure 6-5. On-Resistance vs Temperature

Figure 6-6. On-Resistance vs Temperature

## **6.14 Typical Characteristics (continued)**

at T<sub>A</sub> = 25°C (unless otherwise noted)





#### **6.14 Typical Characteristics (continued)**

at T<sub>A</sub> = 25°C (unless otherwise noted)






Figure 6-18. THD+N vs Frequency (Single Supply)

# **6.14 Typical Characteristics (continued)**

at T<sub>A</sub> = 25°C (unless otherwise noted)





#### 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. Figure 7-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ .




Figure 7-1. On-Resistance Measurement Setup

## 7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- · Source off-leakage current
- · Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

Figure 7-2 shows the setup used to measure both off-leakage currents.




Figure 7-2. Off-Leakage Measurement Setup

#### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. Figure 7-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




Figure 7-3. On-Leakage Measurement Setup

#### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-4 shows the setup used to measure transition time, denoted by the symbol  $t_{TRANSITION}$ .




Figure 7-4. Transition-Time Measurement Setup



## 7.5 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-7 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-7 shows the setup used to measure turn-off time, denoted by the symbol t<sub>OFF(FN)</sub>.




Figure 7-5. Turn-On and Turn-Off Time Measurement Setup

#### 7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol topen(BBM).




Figure 7-6. Break-Before-Make Delay Measurement Setup

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 7.7 t<sub>ON (VDD)</sub> Time

The  $t_{ON~(VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 7-7 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON~(VDD)}$ .




Figure 7-7. t<sub>ON (VDD)</sub> Time Measurement Setup

#### 7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 7-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




Figure 7-8. Propagation Delay Measurement Setup



#### 7.9 Charge Injection

The TMUX6234 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q<sub>INJ</sub>. Figure 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




Figure 7-9. Charge-Injection Measurement Setup

#### 7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 7-10 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 7-10. Off Isolation Measurement Setup

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 7-11 shows the setup used to measure and the equation used to calculate crosstalk.




Figure 7-11. Crosstalk Measurement Setup

#### 7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 7-12 shows the setup used to measure bandwidth.




Figure 7-12. Bandwidth Measurement Setup



#### 7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD.




Figure 7-13. THD Measurement Setup

#### 7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

Figure 7-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.




Figure 7-14. ACPSRR Measurement Setup


Submit Document Feedback

## **8 Detailed Description**

#### 8.1 Overview

The TMUX6234 contains four independently controlled SPDT switches with an  $\overline{\text{EN}}$  pin to enable or disable all four switches.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

## 8.3.1 Bidirectional Operation

The TMUX6234 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for the TMUX6234 ranges from  $V_{SS}$  to  $V_{DD}$ .

## 8.3.3 1.8 V Logic Compatible Inputs

The TMUX6234 has 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the switch to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. Refer to Simplifying Design with 1.8 V logic Muxes and Switches for more information on 1.8 V logic implementations.

#### 8.3.4 Fail-Safe Logic

TMUX6234 supports Fail-Safe Logic on the control input pins ( $\overline{\text{EN}}$  and SELx) allowing it to operate up to 36 V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the TMUX6234 logic input pins to ramp up to +36 V while  $V_{DD}$  and  $V_{SS}=0$  V. The logic control inputs are protected against positive faults of up to +36 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

#### 8.3.5 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX62xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX62xx family of switches and multiplexers to be used in harsh environments. Refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability* for more information on latch-up immunity.

#### 8.3.6 Ultra-Low Charge Injection

Figure 8-1 shows how the TMUX6234 has a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 8-1. Transmission Gate Topology

The TMUX6234 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule of thumb, Cp should be 20x larger than the equivalent load capacitance on the source (Sx).

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 8.4 Device Functional Modes

The enable  $\overline{EN}$  pin is an active-low logic pin that controls the connection between the source (SxA and SxB) and drain (Dx) pins of the device. The TMUX6234 SELx logic control inputs determine which source pin is connected to the drain pin for each channel. When the  $\overline{EN}$  pin of the TMUX6234 is pulled low, the SELx logic control inputs determine which source input is selected. When the  $\overline{EN}$  pin is pulled high, all of the switches are in an open state regardless of the state of the SELx logic control inputs. The control pins can be as high as 36 V.

The TMUX6234 can be operated without any external components except for the supply decoupling capacitors. The  $\overline{EN}$  and SELx pins have internal pull-down resistors of 4 M $\Omega$ . If unused,  $\overline{EN}$  and SELx pins should be tied to GND to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connected to GND.

#### 8.5 Truth Tables

Table 8-1 shows the truth tables for the TMUX6234.

Table 8-1. TMUX6234 Truth Table

EN	SEL1	SEL2	SEL3	SEL4	Selected Source Pins Connected to Drain Pins							
0	0	X <sup>(1)</sup>	X	Х	S1B to D1							
0	1	Х	X	Х	S1A to D1							
0	X	0	X	Х	S2B to D2							
0	X	1	X	Х	S2A to D2							
0	X	Х	0	Х	S3B to D3							
0	X	Х	1	Х	S3A to D3							
0	X	X	X	0	S4B to D4							
0	X	Х	X	1	S4A to D4							
1	X	Х	X	Х	Hi-Z (OFF)							

<sup>(1)</sup> X means do not care.

## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The TMUX6234 is part of the precision switches and multiplexers family of devices. The TMUX6234 offers low R<sub>ON</sub>, low on and off leakage currents and low charge injection performance. These features makes the TMUX6234 a precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

## 9.2 Typical Application

One application of the TMUX6234 is for input control of a power amplifier gate driver. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier, and can stop biasing the power amplifier by switching the gate voltage. The wide dual supply range of ±4.5 V to ±18 V allows the switch to work with GaN power amplifiers and the wide single supply range 4.5 V to 36 V works well with LDMOS power amplifiers.

Figure 9-1 shows the TMUX6234 configured for control of a multi-channel power amplifier application.




Figure 9-1. Power Amplifier Gate Driver

#### 9.2.1 Design Requirements

Use the parameters listed in Table 9-1 for this design example.

PARAMETERS	VALUES						
PARAMETERS	GAN application	LDMOS application					
Supply (V <sub>DD</sub> )	8 V						
Supply (V <sub>SS</sub> )	-12 V						
Signal range	-12 V to 0 V	0 V to 5 V					
Control logic	1.8 V compatiable (up to 36 V)						
SEL1 - SEL4	Controlled independently for	each power amplifier channel					

#### 9.2.2 Detailed Design Procedure

The application shown in Figure 9-1 demonstrates how to toggle between the DAC output and a low signal voltage for control of a power amplifier. A device such as the TMUX6234 that supports multiple supply voltage combinations allows the system designer to use a single switch across platforms with different power amplifier topologies such as GaN or LDMOS implementations. Using a multi-channel switch like the TMUX6234 allows the system to improve density by implementing a smaller solution size. Multiple channels of the TMUX6234 can be utilized to switch additional stages of a single power amplifier channel. Or multiple channel switches can be used on different power amplifier stages in high channel count communications equipment such as a 32 transmist (TX), 32 receive (RX) active antenna system mMIMIO (AAS). Each channel of the TMUX6234 has independent control signals allowing for overal system flexibility. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pins of the switch or the golbal enable pin. The TMUX6234 can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. All inputs to the switch must fall within the recommend operating conditions of the TMUX6234 including signal range and continuous current. For this design with a positive supply of 8 V on  $V_{DD}$ , and negative supply of -12 V on  $V_{SS}$ , the signal range can be 8 V to -12 V. The maximum continuous current (I<sub>DC</sub>) is captured in the Recommended Operating Conditions table for a range of supply voltage cases.

#### 9.2.3 Application Curve

The low on-resistance and fast switching times of TMUX6234 make this device ideal for implementing high channel count switching applications. Figure 9-2 shows the plot for transition time vs temperature for the TMUX6234.




Figure 9-2. Transition Time vs Temperature

## 10 Power Supply Recommendations

The TMUX6234 operates across a wide supply range of  $\pm 4.5$  V to  $\pm 18$  V (4.5 V to 36 V in single-supply mode). The TMUX6234 also performs well with asymmetrical supplies such as  $V_{DD} = 18$  V and  $V_{SS} = -5$  V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. Use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at the  $V_{DD}$  and  $V_{SS}$  pins to ground for an improved supply noise immunity. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems or systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

### 11 Layout

#### 11.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 11-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 11-2 illustrates an example of a PCB layout with the TMUX6234. Some key considerations are:

- Decouple the supply pins with a 0.1 μF and 1 μF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## 11.2 Layout Example

Figure 11-2 shows an example board layout for the TMUX6234.




Figure 11-2. TMUX6234PW Layout Example




Figure 11-3. TMUX6234RRQ Layout Example



## 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief.
- Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief.
- Texas Intruments, Implications of Slow or Floating CMOS Inputs application note.
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide.
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report.
- Texas Instruments, *True Differential*, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application report.
- Texas Instruments, *Ultrasonic Water Flow Measurement* design guide
- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application report.
- Texas Instruments, QFN/SON PCB Attachment applicaion report.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report.

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 18-Feb-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX6234PWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T234	Samples
TMUX6234RRQR	ACTIVE	WQFN	RRQ	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX X234	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 18-Feb-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jun-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX6234PWR	TSSOP	PW	20	3000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TMUX6234RRQR	WQFN	RRQ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jun-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX6234PWR	TSSOP	PW	20	3000	356.0	356.0	35.0
TMUX6234RRQR	WQFN	RRQ	20	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated