Low Voltage Single Supply SPDT Analog Switch

The NLAS4599 is an advanced high speed CMOS single pole – double throw analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining low power dissipation. This switch controls analog and digital voltages that may vary across the full power–supply range (from $V_{\rm CC}$ to GND).

The device has been designed so the ON resistance (R_{ON}) is much lower and more linear over input voltage than R_{ON} of typical CMOS analog switches.

The channel select input is compatible with standard CMOS outputs. The channel select input structure provides protection when

The channel select input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

- Channel Select Input Over-Voltage Tolerant to 5.5 V
- Fast Switching and Propagation Speeds
- Break-Before-Make Circuitry
- Low Power Dissipation: $I_{CC} = 2 \mu A \text{ (Max)}$ at $T_A = 25^{\circ}\text{C}$
- Diode Protection Provided on Channel Select Input
- Improved Linearity and Lower ON Resistance over Input Voltage
- Latch-up Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V; Machine Model > 200 V
- Chip Complexity: 38 FETs
- Pb-Free Packages are Available




Figure 1. Pin Assignment





Figure 2. Logic Symbol

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com



A0 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

FUNCTION TABLE

1

| Select | ON Channel |
|--------|------------|
| L | NC |
| Н | NO |

ABSOLUTE MAXIMUM RATINGS

| Symbol | | Parameter | Value | Unit |
|-----------------------|--|--|------------------------------------|------|
| V _{CC} | Positive DC Supply Voltage | | -0.5 to +7.0 | V |
| V _{IS} | Analog Input Voltage (V _{NO} or | · V _{COM}) | $-0.5 \le V_{IS} \le V_{CC} + 0.5$ | V |
| V _{IN} | Digital Select Input Voltage | | $-0.5 \le V_1 \le +7.0$ | V |
| I _{IK} | DC Current, Into or Out of Ar | ny Pin | ±50 | mA |
| P _D | Power Dissipation in Still Air | SC-88 TSOP-6 | 200 200 | mW |
| T _{STG} | Storage Temperature Range | -65 to +150 | °C | |
| TL | Lead Temperature, 1mm from | n Case for 10 seconds | 260 | °C |
| TJ | Junction Temperature Under | Bias | 150 | °C |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3) | 2000 200 N/A | V |
| I _{LATCH-UP} | Latch-Up Performance | Above V _{CC} and Below GND at 125°C (Note 4) | ±300 | mA |
| θЈΑ | Thermal Resistance | SC-88 TSOP-6 | 333 333 | °C/W |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Tested to EIA/JESD22-A114-A
- 2. Tested to EIA/JESD22-A115-A
- 3. Tested to JESD22-C101-A
- 4. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics | Min | Max | Unit | |
|---------------------------------|------------------------------------|--|-----------------|-----------|------|
| V _{CC} | DC Supply Voltage | | 2.0 | 5.5 | V |
| V _{IN} | Digital Select Input Voltage | | GND | 5.5 | V |
| V _{IS} | Analog Input Voltage (NC, NO, COM) | GND | V _{CC} | V | |
| T _A | Operating Temperature Range | | -55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Time, SELECT | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ | 0 | 100 20 | ns/V |

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

| Junction Temperature °C | Time, Hours | Time, Years |
|----------------------------|-------------|-------------|
| 80 | 1,032,200 | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |




Figure 3. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

| | | | | Gua | ranteed Lin | nit | |
|------------------|--|---|-----------------|--------------|--------------|--------------|------|
| Symbol | Parameter | Condition | V _{CC} | -55 to 25°C | <85°C | <125°C | Unit |
| V _{IH} | Minimum High-Level | | 2.0 | 1.5 | 1.5 | 1.5 | V |
| | Input Voltage, Select | | 2.5 | 1.9 | 1.9 | 1.9 | |
| | Input | | 3.0 | 2.1 | 2.1 | 2.1 | |
| | | | 4.5 | 3.15 | 3.15 | 3.15 | |
| | | | 5.5 | 3.85 | 3.85 | 3.85 | |
| V _{IL} | Maximum Low-Level | | 2.0 | 0.5 | 0.5 | 0.5 | V |
| | Input Voltage, Select | | 2.5 | 0.6 | 0.6 | 0.6 | |
| | Input | | 3.0 | 0.9 | 0.9 | 0.9 | |
| | | | 4.5 | 1.35 | 1.35 | 1.35 | |
| | | | 5.5 | 1.65 | 1.65 | 1.65 | |
| I _{IN} | Maximum Input Leakage Current, Select Input | V _{IN} = 5.5 V or GND | 5.5 | <u>+</u> 0.1 | <u>+</u> 1.0 | <u>+</u> 1.0 | μΑ |
| I _{OFF} | Power Off Leakage Current | V _{IN} = 5.5 V or GND | 0 | ± 10 | ±10 | ±10 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current | Select and V _{IS} = V _{CC} or GND | 5.5 | 1.0 | 1.0 | 2.0 | μΑ |

DC ELECTRICAL CHARACTERISTICS - Analog Section

| | | | | Gua | ranteed Lin | nit | |
|--|---|---|--------------------------|----------------------|----------------------|-----------------------|------|
| Symbol | Parameter | Condition | V _{CC} | -55 to 25°C | <85°C | <125°C | Unit |
| R _{ON} | Maximum "ON" Resistance (Figures 17 – 23) | $\begin{split} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{IS} = \text{GND to } V_{CC} \\ &I_{IN}I \leq 10.0 \text{ mA} \end{split}$ | 2.5 3.0 4.5 5.5 | 85 45 30 25 | 95 50 35 30 | 105 55 40 35 | Ω |
| R _{FLAT} (ON) | ON Resistance Flatness (Figures 17 – 23) | $\begin{split} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &I_{IN}I \leq 10.0 \text{ mA} \\ &V_{IS} = 1V, 2V, 3.5V \end{split}$ | 4.5 | 4 | 4 | 5 | Ω |
| ΔR_{ON} (ON) | ON Resistance Match Between Channels | $\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &I_{IN}I \leq 10.0 \text{ mA} \\ &V_{NO} \text{ or } V_{NC} = 3.5 \text{ V} \end{aligned}$ | 4.5 | 2 | 2 | 3 | Ω |
| I _{NC(OFF)} I _{NO(OFF)} | NO or NC Off Leakage Current (Figure 9) | $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{NO} \text{ or } V_{NC} = 1.0 V_{COM} 4.5 V$ | 5.5 | 1 | 10 | 100 | nA |
| ICOM(ON) | COM ON Leakage Current (Figure 9) | $\begin{split} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{NO} \text{ 1.0 V or 4.5 V with } V_{NC} \\ &\text{floating or} \\ &V_{NO} \text{ 1.0 V or 4.5 V with } V_{NO} \\ &\text{floating} \\ &V_{COM} = 1.0 \text{ V or 4.5 V} \end{split}$ | 5.5 | 1 | 10 | 100 | nA |

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)


| | | | | | (| Guaranteed Max Limit | | | | | | |
|------------------|--------------------------------------|---|--------------------------|--------------------------|------------------|----------------------|----------------------|------------------|----------------------|------------------|----------------------|------|
| | | | v_{cc} | V _{IS} | -5 | 55 to 25 | °C | <8 | 5°C | <125°C | | |
| Symbol | Parameter | Test Conditions | (V) | (V) | Min | Тур* | Max | Min | Max | Min | Max | Unit |
| t _{ON} | Turn-On Time (Figures 12 and 13) | $R_L = 300 \ \Omega, C_L = 35 \ pF$ (Figures 5 and 6) | 2.5 3.0 4.5 5.5 | 2.0 2.0 3.0 3.0 | 5 5 2 2 | 23 16 11 9 | 28 21 16 14 | 5 5 2 2 | 30 25 20 20 | 5 5 2 2 | 30 25 20 20 | ns |
| toff | Turn-Off Time (Figures 12 and 13) | $R_L = 300 \ \Omega, C_L = 35 \ pF$ (Figures 5 and 6) | 2.5 3.0 4.5 5.5 | 2.0 2.0 3.0 3.0 | 1 1 1 | 7 5 4 3 | 12 10 9 8 | 1 1 1 | 15 15 12 12 | 1 1 1 | 15 15 12 12 | ns |
| t _{BBM} | Minimum Break-Before-Make Time | V_{IS} = 3.0 V (Figure 4) R_L = 300 Ω , C_L = 35 pF | 2.5 3.0 4.5 5.5 | 2.0 2.0 3.0 3.0 | 1 1 1 1 | 12 11 6 5 | | 1 1 1 | | 1 1 1 | | ns |

^{*}Typical Characteristics are at 25°C.

| | | Typical @ 25, VCC = 5.0 V | |
|------------------------------------|---|---------------------------|----|
| C _{IN} | Maximum Input Capacitance, Select Input | 8 | pF |
| C _{NO} or C _{NC} | Analog I/O (switch off) | 10 | |
| C _{COM} | Common I/O (switch off) | 10 | |
| C _(ON) | Feedthrough (switch on) | 20 | |

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| | | | V _{CC} | Typical | |
|------------------|---|--|-------------------|-------------------|------|
| Symbol | Parameter | Condition | (V) | 25°C | Unit |
| BW | Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response (Figure 10) | V _{IN} = 0 dBm V _{IN} centered between V _{CC} and GND (Figure 7) | 3.0 4.5 5.5 | 170 200 200 | MHz |
| V _{ONL} | Maximum Feedthrough On Loss | V _{IN} = 0 dBm @ 100 kHz to 50 MHz V _{IN} centered between V _{CC} and GND (Figure 7) | 3.0 4.5 5.5 | -3 -3 -3 | dB |
| V _{ISO} | Off-Channel Isolation (Figure 10) | f = 100 kHz; V _{IS} = 1 V RMS V _{IN} centered between V _{CC} and GND (Figure 7) | 3.0 4.5 5.5 | -93 -93 -93 | dB |
| Q | Charge Injection Select Input to Common I/O (Figure 15) | $\begin{array}{l} V_{IN} = V_{CC\ to}\ \text{GND, F}_{IS} = 20\ \text{kHz} \\ t_r = t_f = 3\ \text{ns} \\ R_{IS} = 0\ \Omega,\ C_L = 1000\ \text{pF} \\ Q = C_L \star \Delta V_{OUT} \\ \text{(Figure 8)} \end{array}$ | 3.0 5.5 | 1.5 3.0 | рС |
| THD | Total Harmonic Distortion THD + Noise (Figure 14) | F_{IS} = 20 Hz to 100 kHz, R_L = Rgen = 600 Ω, C_L = 50 pF V_{IS} = 5.0 V_{PP} sine wave | 5.5 | 0.1 | % |







Figure 4. t_{BBM} (Time Break-Before-Make)







Figure 5. t_{ON}/t_{OFF}







Figure 6. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $V_{\rm ISO}$, Bandwidth and $V_{\rm ONL}$ are independent of the input signal direction.

$$\begin{split} &V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz} \\ &V_{ONL} = \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

Figure 7. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}




Figure 8. Charge Injection: (Q)




Figure 9. Switch Leakage vs. Temperature




Figure 10. Bandwidth and Off-Channel Isolation




Figure 11. Phase vs. Frequency




Figure 12. t_{ON} and t_{OFF} vs. V_{CC} at 25°C




Figure 13. t_{ON} and t_{OFF} vs. Temp




Figure 14. Total Harmonic Distortion Plus Noise vs. Frequency






Figure 15. Charge Injection vs. COM Voltage



100 $V_{CC} = 2.0 \text{ V}$ 80 60 R_{ON} (Ω) V_{CC} = 2.5 V40 $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 4.0 \text{ V}$ 20 $V_{CC} = 5.5 V$ 0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 V_{IS} (VDC)

Figure 16. I_{CC} vs. Temp, V_{CC} = 3 V & 5 V

Figure 17. R_{ON} vs. V_{CC}, Temp = 25°C







Figure 18. R_{ON} vs Temp, V_{CC} = 2.0 V

Figure 19. R_{ON} vs. Temp, V_{CC} = 2.5 V







Figure 20. R_{ON} vs. Temp, V_{CC} = 3.0 V

Figure 21. R_{ON} vs. Temp, $V_{CC} = 4.5 \text{ V}$






Figure 22. R_{ON} vs. Temp, V_{CC} = 5.0 V

Figure 23. R_{ON} vs. Temp, V_{CC} = 5.5 V

ORDERING INFORMATION

| | | Device Nom | nenclature | | | |
|----------------|----------------------|------------|--------------------|--------|---------------------|-----------------------|
| Device | Circuit Indicator | Technology | Device Function | Suffix | Package | Shipping [†] |
| NLAS4599DFT2 | NL | AS | DF | T2 | SC-88 | 3000 / Tape & Reel |
| NLAS4599DFT2G | NL | AS | DF | T2G | SC-88 (Pb-Free) | 3000 / Tape & Reel |
| NLAS4599DTT1 | NL | AS | DT | T1 | TSOP-6 | 3000 / Tape & Reel |
| NLAS4599DTT1G | NL | AS | DT | T1G | TSOP-6 (Pb-Free) | 3000 / Tape & Reel |
| NLVAS4599DFT2 | NL | AS | DF | T2 | SC-88 | 3000 / Tape & Reel |
| NLVAS4599DFT2G | NL | AS | DF | T2G | SC-88 (Pb-Free) | 3000 / Tape & Reel |
| NLVAS4599DTT1G | NL | AS | DT | T1G | TSOP-6 (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







TSOP-6 3.00x1.50x0.90, 0.95P **CASE 318G ISSUE W**

NOTES


DATE 26 FEB 2024






END

VIEW




DETAIL Z




MATERIAL.

MILLIMETERS DIM MIN $N\square M$ MAX 0.90 1.00 Α 1.10 Α1 0.01 0.06 0.10 0.90 Α2 0.80 1.00 0.25 0.38 0.50 b 0.10 0.18 0.26 \subset 2.90 D 3.10 3.00 F 2.50 2.75 3.00 E1 1.30 1.50 1.70 0.85 0,95 Р 1.05 0.20 0.40 0.60 L2 0.25 BSC 10°

6X **-**−0.60



DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. CONTROLLING DIMENSION: MILLIMETERS.
MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE



RECOMMENDED MOUNTING FOOTPRINT

*For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.

| DOCUMENT NUMBER: | 98ASB14888C | Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|------------------|---------------------------|---|-------------|--|--|--|
| DESCRIPTION: | TSOP-6 3.00x1.50x0.90, 0. | 95P | PAGE 1 OF 2 | | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G ISSUE W

DATE 26 FEB 2024

GENERIC MARKING DIAGRAM*





XXX = Specific Device Code XXX = Specific Device Code

A =Assembly Location M = Date Code
Y = Year ■ = Pb–Free Package

W = Work Week
■ Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN | STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2 | STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out | STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD | STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2 | STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR |
|---|---|--|--|--|---|
| STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER | STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND | STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE | STYLE 10: PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS 6. D(IN)+ | STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2 | STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O |
| STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1 | STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN | PIN 1. ANODE PIN 2. SOURCE 3. GATE 4. DRAIN 5. N/C | E 16: 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE | STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR | |

| DOCUMENT NUMBER: | 98ASB14888C | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------------------|---|-------------|
| DESCRIPTION: | TSOP-6 3.00x1.50x0.90, 0.95P | | PAGE 2 OF 2 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales