

Single 5V Bias, Low Harmonic Distortion, 64-Channel, High-Voltage Analog Switch

Features

- 64-Channel High-Voltage Analog Switch
- Only +5V Bias Supply Required
- 3.3V and 5V CMOS Input Logic Level
- Asymmetric Switch Topology for Small Size
- 66 MHz Data Shift Clock Frequency
- Dual SPI for Fast ON/OFF Control
- Low Parasitic Capacitance
- Low Harmonic Distortion
- DC to 50 MHz Analog Small-Signal Frequency
- 200 kHz to 50 MHz Large-Signal Frequency
- -70 dB Typical Off Isolation at 5.0 MHz
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Integrated Bleed Resistors (SWS and SWT Pins in HV2925, SWT Pin in HV2926)

Application

- Medical Ultrasound Imaging
- Non-Destructive Testing (NDT) Metal Flaw Detection
- Piezoelectric Transducer Drivers
- Inkjet Printer Head
- Optical MEMS Module

General Description

The HV2825/HV2925/HV2926 are low harmonic distortion, low charge injection, 64-channel, high-voltage switches for multiplexers/demultiplexers, without high-voltage bias supplies. They are intended for use in applications requiring high-voltage switching controlled by low-voltage control signals, such as medical ultrasound imaging, driving piezoelectric transducers and printers.

The devices require no high voltage bias supplies but only a +5V low voltage source (V_{DD}). All of the analog switches in the devices can pass $\pm 100V$ high voltage pulses from SWS to SWT with a typical $6\Omega R_{ON}$ and 50 MHz bandwidth for small signals. Since the devices have low-voltage biased switches, they cannot pass high-voltage DC signals.


In the HV2825/HV2925/HV2926, an asymmetric switch topology is used to reduce the die size. The piezoelectric transducers are connected to SWT pins and the pulsed signals are applied to SWS pins.

The HV2925 has bleed resistors in both SWS and SWT pins. HV2926 has bleed resistors only in SWT pins. HV2825 does not have bleed resistors. The bleed resistor removes potential charge built up in capacitive load of the analog switches as well as capacitive load in piezoelectric transducers.

The HV2825/HV2925/HV2926 have dual SPI (Serial to Parallel Interface) logic inputs to control two sets of 32 switches independently for a higher speed on switch ON/OFF control. The ON/OFF states of each 32 switches are programmed individually through the corresponding SPI. Users can also program HV2825/HV2925/HV2926 as 64-channel switches by connecting two SPI in daisy-chain configuration to reduce the control logic signals from FPGA.


The HV2825/HV2925/HV2926 are available in 169-ball 11 x 11 x 1.50 mm LFBGA package.

Package Type



HV2825/HV2925/HV2926

Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

Input Supply (V_{LL} , V_{DD})	-0.5V to 6.6V
Logic Level Pins	-0.5V to ($V_{LL} + 0.3$)V
Switch Pins (SWSx)	-110V to +110V
Switch Pins (SWTx, switch ON)	-110V to +110V
Switch Pins (SWTx, switch OFF)	-2V to +2V
Peak Analog Signal Current/Channel (IPK)	2.9A
Operating Junction Temperature	-40°C to +125°C
Storage Temperature	-65°C to +150°C
HBM ESD Rating (Low Voltage Pins)	2 kV

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Logic Supply Voltage	V_{LL}	3	—	5.5	V	Note 1
Positive Supply Voltage	V_{DD}	4.5	—	6.3	V	
High-Level Input Voltage	V_{IH}	0.9 V_{LL}	—	V_{LL}	V	
Low-Level Input Voltage	V_{IL}	0	—	0.1 V_{LL}	V	
Analog Signal Voltage SWS Pin Peak-to-Peak	V_{SWS}	-100	—	100	V	

Note 1: Specification is obtained by characterization and is not 100% tested.

2: V_{SWS} and V_{SWT} must be within V_{DD} and GND or floating during power-up/down transition.

3: Rise and fall times of power supplies, V_{LL} and V_{DD} , should be greater than 1.0 ms.

DC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{DD} = +5V$, $V_{LL} = +5V$, $T_{AMB} = +25^\circ C$; **Boldface** specifications apply over the full operating temperature range.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Small-Signal Switch On-Resistance	R_{ONS}	—	6	9	Ω	$I_{SIG} = 5 \text{ mA}$
		—	6	9	Ω	$I_{SIG} = 200 \text{ mA}$
Small-Signal Switch On-Resistance Matching	ΔR_{ONS}	—	—	20	%	$I_{SIG} = 5 \text{ mA}$
Large-Signal Switch On-Resistance	R_{ONL}	—	7	—	Ω	$V_{SIG} = 90V$, $R_{LOAD} = 80\Omega$ (Note 1)
Value of Output Bleed Resistor	R_{INT}	20	35	50	k Ω	Output switch to RGND, $I_{RINT} = 20 \mu A$
Switch-Off Leakage per SWT Pin	I_{SOL}	—	—	3	μA	$V_{SIG} = +100V$, 500 μs pulse
		—	—	3	μA	$V_{SIG} = -100V$, 100 μs pulse, (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

HV2825/HV2925/HV2926

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, $V_{DD} = +5V$, $V_{LL} = +5V$, $T_{AMB} = +25^{\circ}C$; **Boldface** specifications apply over the full operating temperature range.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
HV2825						
Switch-Off Bias per SWS Pin	I _{SOB}	—	—	5	μA	V _{SIG} = +100V, 500 μs pulse
		—	—	3	mA	V _{SIG} = -100V, 100 μs pulse (Note 1)
Switch-Off Bias per SWT Pin		—	—	3	μA	V _{SIG} = +300 mV, -300 mV
HV2925						
Switch-Off Bias per SWS Pin	I _{SOB}	—	—	5	μA	V _{SIG} = +100V, 500 μs pulse (Note 2)
		—	—	3	mA	V _{SIG} = -100V, 100 μs pulse (Note 2)
Switch-Off Bias of all SWT Pin		—	—	20	μA	V _{SIG} = +300 mV, -300 mV
HV2926						
Switch-Off Bias per SWS Pin	I _{SOB}	—	—	5	μA	V _{SIG} = +100V, 500 μs pulse
		—	—	3	mA	V _{SIG} = -100V, 100 μs pulse (Note 1)
Switch-Off Bias of all SWT Pins		—	—	20	μA	V _{SIG} = +300 mV, -300 mV
DC Offset Switch OFF	V _{OS}	—	1	10	mV	R _{LOAD} = 25 kΩ (HV2825), 50 kΩ (HV2926), no load (HV2925)
DC Offset Switch ON		—	1	10	mV	
Quiescent V _{DD} Supply Current	I _{DDQ}	—	—	20	μA	All switches OFF
		—	—	20	μA	All switches ON, V _{SW} = 1V
Quiescent V _{LL} Supply Current	I _{LLQ}	—	—	20	μA	All logic inputs are GND.
Switch Output Peak Current	I _{SW}	2.1	2.9	—	A	V _{SIG} duty cycle < 0.1% (Note 1)
Output Switching Frequency	f _{SW}	—	—	50	kHz	Duty cycle = 50% (Note 1)
Average V _{DD} Supply Current	I _{DD}	—	14	20	mA	All output switches are turning ON and OFF at 50 kHz with no load
Average V _{LL} Supply Current	I _{LL}	—	2.7	5	mA	f _{CLK} = 5.0 MHz
Data Out Source Current	I _{SOR}	10	—	—	mA	V _{OUT} = V _{LL} - 0.7V
Data Out Sink Current	I _{SINK}	10	—	—	mA	V _{OUT} = 0.7V
Logic Input Capacitance	C _{IN}	—	8	—	pF	Note 2

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{DD} = +5V$, $V_{LL} = +5V$, $T_{AMB} = +25^{\circ}C$; **Boldface** specifications apply over the full operating temperature range.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Setup Time Before $\overline{LE}$ rises	t_{SD}	25	—	—	ns	Note 1
Time Width of $\overline{LE}$	t_{WLE}	12	—	—	ns	Note 1
Clock Delay Time to Data Out	t_{DO}	—	—	13.5	ns	
Time Width of CLR	t_{WCLR}	55	—	—	ns	Note 1
Setup Time Data to Clock	t_{SU}	1.5	—	—	ns	Note 1
Hold Time Data from clock	t_H	1.5	—	—	ns	Note 1
Clock Frequency	f_{CLK}	—	—	66	MHz	50% duty cycle, $f_{DIN} = (1/2)f_{CLK}$, $C_{DOUT} = 20$ pF (Note 1)
Clock Rise and Fall Times	t_R, t_F	—	—	50	ns	
Turn ON Time	t_{ON}	—	—	5	μs	$V_{SIG} = 5V$, $R_{LOAD} = 550\Omega$
Turn OFF Time	t_{OFF}	—	—	5		
Input Large-Signal Pulse Width	t_{PW}	—	—	2.5	μs	$V_{PULSE} = 0V$ to $\pm 100V$, (Note 1)
Maximum V_{SIG} Slew Rate	dv/dt	—	—	20	V/ns	Note 1
Analog Small-Signal Frequency	f_{BWS}	—	50	—	MHz	Note 1
OFF Isolation SWS to SWT	K_O	—	-65	—	dB	$f = 5.0$ MHz, 10Vp-p, 1.0 k Ω /15 pF load, (Note 1)
		—	-70	—		$f = 5.0$ MHz, 10Vp-p, 50 Ω load, (Note 1)
OFF Isolation SWT to SWS		—	-65	—	dB	$f = 5.0$ MHz, 2Vp-p, 1.0 k Ω /15 pF load, (Note 1)
		—	-70	—		$f = 5.0$ MHz, 2Vp-p, 50 Ω load, (Note 1)
Switch Crosstalk	K_{CR}	—	-75	—	dB	$f = 5.0$ MHz, 50 Ω load, (Note 1)
OFF Capacitance SWT to GND	$C_{SG(OFF)}$	—	5	—	pF	$V_{SIG} = 50$ mV @ 1 MHz, no load (Note 1)
OFF Capacitance SWS to GND		—	15	—		
ON Capacitance SWT to GND	$C_{SG(ON)}$	—	16	—	pF	$V_{SIG} = 50$ mV @ 1 MHz, no load (Note 1)
ON Capacitance SWS to GND		—	16	—		
Output Voltage Spike at SWT	$+V_{SPK}$	—	—	40	mV	$R_{LOAD} = 50\Omega$, (Note 1)
	$-V_{SPK}$	-10	—	—		
Output Voltage Spike at SWS	$+V_{SPK}$	—	—	40	mV	$R_{LOAD} = 50\Omega$, (Note 1)
	$-V_{SPK}$	-10	—	—		
Charge Injection at SWT	QC	—	50	—	pC	Note 1
Charge Injection at SWS		—	100	—	pC	Note 1
Second Harmonic Distortion	HD2	—	-65	—	dBc	$V_{SIG} = 1.5 V_{PP}$ @ 5 MHz, 50 Ω load (Note 1)
		—	-70	—	dBc	$V_{SIG} = 1.5 V_{PP}$ @ 5 MHz, 1 k Ω /15 pF load (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

HV2825/HV2925/HV2926

TEMPERATURE SPECIFICATION

Parameters	Sym	Min	Typ	Max	Units	Conditions
Temperature Range						
Operating Temperature Range	T_A	0	—	+70	°C	
Storage Temperature Range	T_S	-65	—	+150	°C	
Maximum Junction Temperature	T_J	—	—	+125	°C	
Package Thermal Resistance						
Thermal Resistance, LFBGA	θ_{JA}	—	+18	—	°C/W	

TABLE 1-1: TRUTH TABLE(SPI0)

D0	D1	...	D15	D16	...	D31	D _{IN} 0	$\overline{\text{LE0}}$	CLR0	SW0	SW1	...	SW15	SW16	...	SW31		
L	—	...	—	—	...	—	X	L	L	OFF	—	...	—	—	...	—		
H	—		—	—		—	X	L	L	ON	—		—	—				
—	L		—	—		—	X	L	L	—	OFF		—	—				
—	H		—	—		—	X	L	L	—	ON		—	—				
—	—		—	—		—	X	L	L	—	—		—	—				
—	—		—	—		—	X	L	L	—	—		—	—				
—	—		L	—		—	X	L	L	—	—		OFF	—		—		
—	—		H	—		—	X	L	L	—	—		ON	—		—		
—	—		—	L		—	X	L	L	—	—		—	OFF		—	—	
—	—		—	H		—	X	L	L	—	—		—	ON		—	—	
—	—		—	—		—	X	L	L	—	—		—	—		—	—	
—	—		—	—		—	X	L	L	—	—		—	—		—	—	
—	—		—	—		—	X	L	L	—	—		—	—		—	—	
—	—		—	—		—	L	X	L	L	—		—	—		—	—	OFF
—	—		—	—		—	H	X	L	L	—		—	—		—	—	ON
X	X		X	X		X	X	X	X	H	L		HOLD PREVIOUS STATE					
X	X	X	X	X	X	X	X	X	H	ALL SWITCHES (SW0~SW31) OFF								

- Note 1:** The 32 switches operate independently.
2: Serial data are clocked in on the L to H transition of the CLK0.
3: All 32 switches go to a state retaining their latched condition at the rising edge of $\overline{LE0}$. When $\overline{LE0}$ is low the shift registers' data flow through the latch.
4: DOUT0 is high when data in Register 31 is high.
5: Shift register clocking has no effect on the switch states if $\overline{LE0}$ is high.
6: The CLR0 clear input overrides all the inputs.

TABLE 1-2: TRUTH TABLE(SPI1)

D32	D33	...	D47	D48	...	D63	D _{IN} 1	$\overline{\text{LE}}1$	CLR1	SW32	SW33	...	SW47	SW48	...	SW63		
L	—	...	—	—	...	—	X	L	L	OFF	—	...	—	—	...	—		
H	—		—	—		—	X	L	L	ON	—		—	—				
—	L		—	—		—	X	L	L	—	OFF		—	—				
—	H		—	—		—	X	L	L	—	ON		—	—				
—	—		—	—		—	X	L	L	—	—		—	—				
—	—		—	—		—	X	L	L	—	—		—	—				
—	—		L	—		—	X	L	L	—	—		OFF	—		—		
—	—		H	—		—	X	L	L	—	—		ON	—		—		
—	—		—	L		—	X	L	L	—	—		—	OFF		—	—	
—	—		—	H		—	X	L	L	—	—		—	ON		—	—	
—	—		—	—		—	X	L	L	—	—		—	—		—	—	
—	—		—	—		—	X	L	L	—	—		—	—		—	—	
—	—		—	—		—	X	L	L	—	—		—	—		—	—	
—	—		—	—		—	L	X	L	L	—		—	—		—	—	OFF
—	—		—	—		—	H	X	L	L	—		—	—		—	—	ON
X	X		X	X		X	X	X	X	H	L		HOLD PREVIOUS STATE					
X	X	X	X	X	X	X	X	X	H	ALL SWITCHES (SW32~SW63) OFF								

Note 1: The 32 switches operate independently.

2: Serial data are clocked in on the L to H transition of the CLK1.

3: All 32 switches go to a state retaining their latched condition at the rising edge of $\overline{\text{LE}}1$. When $\overline{\text{LE}}1$ is low the shift registers' data flow through the latch.

4: DOUT1 is high when data in Register 63 is high.

5: Shift register clocking has no effect on the switch states if $\overline{\text{LE}}1$ is high.

6: The CLR1 clear input overrides all the inputs.

HV2825/HV2925/HV2926

2.0 PIN DESCRIPTION

This section details the pin description for the 169-Ball LFBGA package ([Figure 2-1](#)). The descriptions of the pins are listed in [Table 2-1](#).

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	SW13T	SW13S	SW14T	SW15T	SW46T	SW47T	VDD0	SW48T	SW49T	SW16T	SW17T	SW18S	SW18T	A
B	SW12T	SW12S	SW14S	SW15S	SW46S	SW47S	VDD1	SW48S	SW49S	SW16S	SW17S	SW19S	SW19T	B
C	SW11T	SW11S	SW43T	SW43S	SW45T	SW45S	NC/ RGND0	SW50S	SW50T	SW52S	SW52T	SW20S	SW20T	C
D	SW10T	SW10S	SW42T	SW42S	SW44T	SW44S	NC/ RGND1	SW51S	SW51T	SW53S	SW53T	SW21S	SW21T	D
E	SW9T	SW9S	SW41T	SW41S	GND0	GND0	GND1	GND1	GND1	SW54S	SW54T	SW22S	SW22T	E
F	SW8T	SW8S	SW40T	SW40S	GND0	CLR0	DIN0	DOUT0	GND1	SW55S	SW55T	SW23S	SW23T	F
G	SW7T	SW7S	SW39T	SW39S	VLL0	CLR1	DIN1	DOUT1	VLL1	SW56S	SW56T	SW24S	SW24T	G
H	SW6T	SW6S	SW38T	SW38S	DGND0	LEb0	CLK0	CLK1	DGND1	SW57S	SW57T	SW25S	SW25T	H
J	SW5T	SW5S	SW37T	SW37S	GND0	GND0	LEb1	GND1	GND1	SW58S	SW58T	SW26S	SW26T	J
K	SW4T	SW4S	SW36T	SW36S	SW32S	GND0	GND0	GND1	SW63S	SW59S	SW59T	SW27S	SW27T	K
L	SW3T	SW3S	SW35T	SW35S	SW32T	GND0	GND1	GND1	SW63T	SW60S	SW60T	SW28S	SW28T	L
M	SW2T	SW2S	SW0S	SW34S	SW33S	VDD1	NC/ RGND1	VDD1	SW62S	SW61S	SW31S	SW29S	SW29T	M
N	SW1T	SW1S	SW0T	SW34T	SW33T	VDD0	NC/ RGND0	VDD0	SW62T	SW61T	SW31T	SW30S	SW30T	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	

FIGURE 2-1: Pin Map of HV2825/HV2925/HV2926 – Top View.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Symbol		Description
	HV2825	HV2925/ HV2926	
A1	SW13T	SW13T	Analog Switch 13 SWT Terminal; Connect to a Piezoelectric Element.
A2	SW13S	SW13S	Analog Switch 13 SWS Terminal.
A3	SW14T	SW14T	Analog Switch 14 SWT Terminal; Connect to a Piezoelectric Element.
A4	SW15T	SW15T	Analog Switch 15 SWT Terminal; Connect to a Piezoelectric Element.
A5	SW46T	SW46T	Analog Switch 46 SWT Terminal; Connect to a Piezoelectric Element.
A6	SW47T	SW47T	Analog Switch 47 SWT Terminal; Connect to a Piezoelectric Element.
A7	V _{DD0}	V _{DD0}	Positive Supply Voltage.
A8	SW48T	SW48T	Analog Switch 48 SWT Terminal; Connect to a Piezoelectric Element.
A9	SW49T	SW49T	Analog Switch 49 SWT Terminal; Connect to a Piezoelectric Element.
A10	SW16T	SW16T	Analog Switch 16 SWT Terminal; Connect to a Piezoelectric Element.
A11	SW17T	SW17T	Analog Switch 17 SWT Terminal; Connect to a Piezoelectric Element.
A12	SW18S	SW18S	Analog Switch 18 SWS Terminal.
A13	SW18T	SW18T	Analog Switch 18 SWT Terminal; Connect to a Piezoelectric Element.
B1	SW12T	SW12T	Analog Switch 12 SWT Terminal; Connect to a Piezoelectric Element
B2	SW12S	SW12S	Analog Switch 12 SWS Terminal.
B3	SW14S	SW14S	Analog Switch 14 SWS Terminal.
B4	SW15S	SW15S	Analog Switch 15 SWS Terminal.
B5	SW46S	SW46S	Analog Switch 46 SWS Terminal.
B6	SW47S	SW47S	Analog Switch 47 SWS Terminal.
B7	V _{DD1}	V _{DD1}	Positive Supply Voltage.
B8	SW48S	SW48S	Analog Switch 48 SWS Terminal.
B9	SW49S	SW49S	Analog Switch 49 SWS Terminal.
B10	SW16S	SW16S	Analog Switch 16 SWS Terminal.
B11	SW17S	SW17S	Analog Switch 17 SWS Terminal.
B12	SW19S	SW19S	Analog Switch 19 SWS Terminal.
B13	SW19T	SW19T	Analog Switch 19 SWT Terminal; Connect to a Piezoelectric Element.
C1	SW11T	SW11T	Analog Switch 11 SWT Terminal; Connect to a Piezoelectric Element.
C2	SW11S	SW11S	Analog Switch 11 SWS Terminal.
C3	SW43T	SW43T	Analog Switch 43 SWT Terminal; Connect to a Piezoelectric Element.
C4	SW43S	SW43S	Analog Switch 43 SWS Terminal.
C5	SW45T	SW45T	Analog Switch 45 SWT Terminal; Connect to a Piezoelectric Element.
C6	SW45S	SW45S	Analog Switch 45 SWS Terminal.
C7	NC	RGND0	No Connection/Ground for Bleed Resistor.
C8	SW50S	SW50S	Analog Switch 50 SWS Terminal.
C9	SW50T	SW50T	Analog Switch 50 SWT Terminal; Connect to a Piezoelectric Element.
C10	SW52S	SW52S	Analog Switch 52 SWS Terminal.
C11	SW52T	SW52T	Analog Switch 52 SWT Terminal; Connect to a Piezoelectric Element.
C12	SW20S	SW20S	Analog Switch 20 SWS Terminal.
C13	SW20T	SW20T	Analog Switch 20 SWT Terminal; Connect to a Piezoelectric Element.
D1	SW10T	SW10T	Analog Switch 10 SWT Terminal; Connect to a Piezoelectric Element.
D2	SW10S	SW10S	Analog Switch 10 SWS Terminal.
D3	SW42T	SW42T	Analog Switch 42 SWT Terminal; Connect to a Piezoelectric Element.

HV2825/HV2925/HV2926

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	Symbol		Description
	HV2825	HV2925/ HV2926	
D4	SW42S	SW42S	Analog Switch 42 SWS Terminal.
D5	SW44T	SW44T	Analog Switch 44 SWT Terminal; Connect to a Piezoelectric Element.
D6	SW44S	SW44S	Analog Switch 44 SWS Terminal.
D7	NC	RGND1	No Connection/Ground for Bleed Resistor.
D8	SW51S	SW51S	Analog Switch 51 SWS Terminal.
D9	SW51T	SW51T	Analog Switch 51 SWT Terminal; Connect to a Piezoelectric Element.
D10	SW53S	SW53S	Analog Switch 53 SWS Terminal.
D11	SW53T	SW53T	Analog Switch 53 SWT Terminal; Connect to a Piezoelectric Element.
D12	SW21S	SW21S	Analog Switch 21 SWS Terminal.
D13	SW21T	SW21T	Analog Switch 21 SWT Terminal; Connect to a Piezoelectric Element.
E1	SW9T	SW9T	Analog Switch 9 SWT Terminal; Connect to a Piezoelectric Element.
E2	SW9S	SW9S	Analog Switch 9 SWS Terminal.
E3	SW41T	SW41T	Analog Switch 41 SWT Terminal; Connect to a Piezoelectric Element.
E4	SW41S	SW41S	Analog Switch 41 SWS Terminal.
E5~E6	GND0	GND0	Ground
E7~E9	GND1	GND1	Ground
E10	SW54S	SW54S	Analog Switch 54 SWS Terminal.
E11	SW54T	SW54T	Analog Switch 54 SWT Terminal; Connect to a Piezoelectric Element.
E12	SW22S	SW22S	Analog Switch 22 SWS Terminal.
E13	SW22T	SW22T	Analog Switch 22 SWT Terminal; Connect to a Piezoelectric Element.
F1	SW8T	SW8T	Analog Switch 8 SWT Terminal; Connect to a Piezoelectric Element.
F2	SW8S	SW8S	Analog Switch 8 SWS Terminal.
F3	SW40T	SW40T	Analog Switch 40 SWT Terminal; Connect to a Piezoelectric Element.
F4	SW40S	SW40S	Analog Switch 40 SWS Terminal.
F5	GND0	GND0	Ground
F6	CLR0	CLR0	Latch Clear Logic Input.
F7	DIN0	DIN0	Data In Logic Input.
F8	DOUT0	DOUT0	Data Out Logic Output.
F9	GND1	GND1	Ground
F10	SW55S	SW55S	Analog Switch 55 SWS Terminal.
F11	SW55T	SW55T	Analog Switch 55 SWT Terminal; Connect to a Piezoelectric Element.
F12	SW23S	SW23S	Analog Switch 23 SWS Terminal.
F13	SW23T	SW23T	Analog Switch 23 SWT Terminal; Connect to a Piezoelectric Element.
G1	SW7T	SW7T	Analog Switch 7 SWT Terminal; Connect to a Piezoelectric Element.
G2	SW7S	SW7S	Analog Switch 7 SWS Terminal.
G3	SW39T	SW39T	Analog Switch 39 SWT Terminal; Connect to a Piezoelectric Element.
G4	SW39S	SW39S	Analog Switch 39 SWS Terminal.
G5	VLL0	VLL0	Logic Supply Voltage.
G6	CLR1	CLR1	Latch Clear Logic Input.
G7	DIN1	DIN1	Data In Logic Input.
G8	DOUT1	DOUT1	Data Out Logic Input.
G9	VLL1	VLL1	Logic Supply Voltage.

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	Symbol		Description
	HV2825	HV2925/ HV2926	
G10	SW56S	SW56S	Analog Switch 56 SWS Terminal.
G11	SW56T	SW56T	Analog Switch 56 SWT Terminal; Connect to a Piezoelectric Element.
G12	SW24S	SW24S	Analog Switch 24 SWS Terminal.
G13	SW24T	SW24T	Analog Switch 24 SWT Terminal; Connect to a Piezoelectric Element.
H1	SW6T	SW6T	Analog Switch 6 SWT Terminal; Connect to a Piezoelectric Element.
H2	SW6S	SW6S	Analog Switch 6 SWS Terminal.
H3	SW38T	SW38T	Analog Switch 38 SWT Terminal; Connect to a Piezoelectric Element.
H4	SW38S	SW38S	Analog Switch 38 SWS Terminal.
H5	DGND0	DGND0	Digital Ground For Logic Circuitry.
H6	$\overline{\text{LE0}}$	$\overline{\text{LE0}}$	Latch Enable Logic Input, Low Active.
H7	CLK0	CLK0	Clock Logic Input For Shift Register.
H8	CLK1	CLK1	Clock Logic Input For Shift Register.
H9	DGND1	DGND1	Digital Ground For Logic Circuitry.
H10	SW57S	SW57S	Analog Switch 57 SWS Terminal.
H11	SW57T	SW57T	Analog Switch 57 SWT Terminal; Connect to a Piezoelectric Element.
H12	SW25S	SW25S	Analog Switch 25 SWS Terminal.
H13	SW25T	SW25T	Analog Switch 25 SWT Terminal; Connect to a Piezoelectric Element.
J1	SW5T	SW5T	Analog Switch 5 SWT Terminal; Connect to a Piezoelectric Element.
J2	SW5S	SW5S	Analog Switch 5 SWS Terminal.
J3	SW37T	SW37T	Analog Switch 37 SWT Terminal; Connect to a Piezoelectric Element.
J4	SW37S	SW37S	Analog Switch 37 SWS Terminal.
J5~J6	GND0	GND0	Ground.
E7	$\overline{\text{LE1}}$	$\overline{\text{LE1}}$	Latch Enable Logic Input, Low Active.
J8~J9	GND1	GND1	Ground.
J10	SW58S	SW58S	Analog Switch 58 SWS Terminal.
J11	SW58T	SW58T	Analog Switch 58 SWT Terminal; Connect to a Piezoelectric Element.
J12	SW26S	SW26S	Analog Switch 26 SWS Terminal.
J13	SW26T	SW26T	Analog Switch 26 SWT Terminal; Connect to a Piezoelectric Element.
K1	SW4T	SW4T	Analog Switch 4 SWT Terminal; Connect to a Piezoelectric Element.
K2	SW4S	SW4S	Analog Switch 4 SWS Terminal.
K3	SW36T	SW36T	Analog Switch 36 SWT Terminal; Connect to a Piezoelectric Element.
K4	SW36S	SW36S	Analog Switch 36 SWS Terminal.
K5	SW32S	SW32S	Analog Switch 32 SWS Terminal.
K6~K7	GND0	GND0	Ground.
K8	GND1	GND1	Ground.
K9	SW63S	SW63S	Analog Switch 63 SWS Terminal.
K10	SW59S	SW59S	Analog Switch 59 SWS Terminal.
K11	SW59T	SW59T	Analog Switch 59 SWT Terminal; Connect to a Piezoelectric Element.
K12	SW27S	SW27S	Analog Switch 27 SWS Terminal.
K13	SW27T	SW27T	Analog Switch 27 SWT Terminal; Connect to a Piezoelectric Element.
L1	SW3T	SW3T	Analog Switch 3 SWT Terminal; Connect to a Piezoelectric Element.
L2	SW3S	SW3S	Analog Switch 3 SWS Terminal.

HV2825/HV2925/HV2926

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	Symbol		Description
	HV2825	HV2925/ HV2926	
L3	SW35T	SW35T	Analog Switch 35 SWT Terminal; Connect to a Piezoelectric Element.
L4	SW35S	SW35S	Analog Switch 35 SWS Terminal.
L5	SW32T	SW32T	Analog Switch 32 SWT Terminal; Connect to a Piezoelectric Element.
L6	GND0	GND0	Ground.
L7~L8	GND1	GND1	Ground.
L9	SW63T	SW63T	Analog Switch 63 SWT Terminal; Connect to a Piezoelectric Element.
L10	SW60S	SW60S	Analog Switch 60 SWS Terminal.
L11	SW60T	SW60T	Analog Switch 60 SWT Terminal; Connect to a Piezoelectric Element.
L12	SW28S	SW28S	Analog Switch 28 SWS Terminal.
L13	SW28T	SW28T	Analog Switch 28 SWT Terminal; Connect to a Piezoelectric Element.
M1	SW2T	SW2T	Analog Switch 2 SWT Terminal; Connect to a Piezoelectric Element.
M2	SW2S	SW2S	Analog Switch 2 SWS Terminal.
M3	SW0S	SW0S	Analog Switch 0 SWS Terminal.
M4	SW34S	SW34S	Analog Switch 34 SWS Terminal.
M5	SW33S	SW33S	Analog Switch 33 SWS Terminal.
M6	V _{DD1}	V _{DD1}	Positive Supply Voltage.
M7	NC	RGND1	No Connection/Ground for Bleed Resistor.
M8	V _{DD1}	V _{DD1}	Positive Supply Voltage.
M9	SW62S	SW62S	Analog Switch 62 SWS Terminal.
M10	SW61S	SW61S	Analog Switch 61 SWS Terminal.
M11	SW31S	SW31S	Analog Switch 31 SWS Terminal.
M12	SW29S	SW29S	Analog Switch 29 SWS Terminal.
M13	SW29T	SW29T	Analog Switch 29 SWT Terminal; Connect to a Piezoelectric Element.
N1	SW1T	SW1T	Analog Switch 1 SWT Terminal; Connect to a Piezoelectric Element.
N2	SW1S	SW1S	Analog Switch 1 SWS Terminal.
N3	SW0T	SW0T	Analog Switch 0 SWT Terminal; Connect to a Piezoelectric Element.
N4	SW34T	SW34T	Analog Switch 34 SWT Terminal; Connect to a Piezoelectric Element.
N5	SW33T	SW33T	Analog Switch 33 SWT Terminal; Connect to a Piezoelectric Element.
N6	V _{DD0}	V _{DD0}	Positive Supply Voltage.
N7	NC	RGND0	No Connection/Ground for Bleed Resistor.
N8	V _{DD0}	V _{DD0}	Positive Supply Voltage.
N9	SW62T	SW62T	Analog Switch 62 SWT Terminal; Connect to a Piezoelectric Element.
N10	SW61T	SW61T	Analog Switch 61 SWT Terminal; Connect to a Piezoelectric Element.
N11	SW31T	SW31T	Analog Switch 31 SWT Terminal; Connect to a Piezoelectric Element.
N12	SW30S	SW30S	Analog Switch 30 SWS Terminal.
N13	SW30T	SW30T	Analog Switch 30 SWT Terminal; Connect to a Piezoelectric Element.

3.0 TEST CIRCUIT EXAMPLES

This section details a few example of test circuits.




FIGURE 3-1: Switch-Off Leakage SWT.




FIGURE 3-4: Switch DC Offset.




FIGURE 3-2: Switch-Off Bias SWS.




FIGURE 3-5: T_{ON}/T_{OFF} Test Circuit.




FIGURE 3-3: Switch-Off Bias SWT.




FIGURE 3-6: Tx Pulse Width.

HV2825/HV2925/HV2926




FIGURE 3-7: Off Isolation SWS to SWT.




FIGURE 3-10: Output Voltage Spike.




FIGURE 3-8: Off Isolation SWT to SWS.




FIGURE 3-11: Charge Injection.




FIGURE 3-9: Switch Crosstalk.

4.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated: $V_{DD} = +5V$, $V_{LL} = +5V$, $T_A = +25^\circ C$.




FIGURE 4-1: R_{ONS} at 5 mA vs. V_{DD} .




FIGURE 4-4: T_{ON}/T_{OFF} vs. Temperature.




FIGURE 4-2: I_{DD} vs. Switching Frequency.




FIGURE 4-5: I_{LL} vs. CLK Frequency.




FIGURE 4-3: I_{DDQ}/I_{LLQ} vs. Temperature.




FIGURE 4-6: K_O , SWS to SWT vs. Frequency with 50Ω Load.

5.0 DETAILED DESCRIPTION AND APPLICATION INFORMATION

5.1 Device Overview

As it is depicted in the [Block Diagram](#), two independent sets of the shifted registers are controlled by two SPI independently. After the SPI, two sets of 32-bit shift registers with latches deliver and store ON/OFF configuration bits of the switches. The bit information is level-shifted and buffered to drive the output switches connected with SWS and SWT pins. The different configurations of the bleed resistors allow users to dissipate the charge built up at the switches based on what they need to fit their applications.

5.2 Logic Input Timing

[Figure 5-1](#) is the logic input timing diagram to show the control waveforms. [Table 1-1](#) is the truth table of SPI0 control logic for details. The truth table of SPI1 control logic is identical as that in SPI0 (see [Table 1-2](#)). The data is shifted into the shift registers on the rising edge (low to high transition) of the clock. The switch configuration bit of SW31 or SW63 is shifted in first and the configuration bit of SW0 or SW32 is shifted in last. The timing waveforms are indicated in [Figure 5-2](#). To avoid the configuration bits changing the status of the analog switches during programming, the latch enable bar inputs ($\overline{LE0}$ and $\overline{LE1}$) should remain high while the two 32-bit data-in signals are shifted into the two sets of 32-bit registers. After the valid 32-bit data complete shifting into the registers, the high to low transition of the $\overline{LE0}$ and $\overline{LE1}$ signals transfers the contents of the shift registers into the latches. Finally, setting the $\overline{LE0}$ high again allows all the latches to keep the current state while new data can now be shifted into the shift registers without upsetting the latches. It is recommended to change all the latch states at the same time through this method to avoid possible clock-feedthrough noise.

When the CLR0 input is set high, all 32 latches are cleared of the data. Consequently, all the high-voltage switches are set to an off state. However, the CLR0 signal does not affect the contents of the shift register, so the shift register can operate independently of the CLR0 signal. Hence, after the CLR0 input is set low, the shift register would still retain the previous data. The operation of SPI1 logic inputs is identical to SPI0.

5.3 Multiple Devices Connection

HV2825/HV2925/HV2926 has two sets of SPI (SPI0 and SPI1) consisting of Data-In pins (DIN0 and DIN1), Clock pins (CLK0 and CLK1), Data-Out pins (DOUT0 and DOUT1), Latch-Enable-bar pins ($\overline{LE0}$ and $\overline{LE1}$), and Clear pins (CLR0 and CLR1) for programming switch ON/OFF states individually. The SPI0 controls 32 switches from SW0 to SW31 and SPI1 controls 32 switches from SW32 to SW63.

For higher speed control, users can apply two SPI in parallel and then only 32 clocks are required to program 64 switches. They can also use HV2825/HV2925/HV2926 in one SPI configuration by daisy-chaining SPI0 and SPI1. In the daisy chain, DOUT0 is connected to DIN1. The two CLK, LE and CLR pins are tied together. DIN0 becomes the data input for 64-bit shift registers and DOUT1 becomes the data output. [Figure 5-3](#) illustrates the daisy chain connection of two HV2825/HV2925/HV2926 in single SPI and dual SPI operations. The digital circuits are supplied by V_{LL} . The serial clock frequency is up to 66 MHz.

5.4 Power-up/Down Sequence

The recommended power-up sequence of HV2825/HV2925/HV2926 is V_{LL} to power up first, then V_{DD} follows. The power-down sequence is in reverse order of power-up sequence. During the power-up or power-down period, all the analog switch inputs should stay within V_{DD} and GND range, no matter if connected with other components or floating without any connection.

5.5 Layout Considerations

HV2825/HV2925/HV2926 devices have two separate ground connections. DGND is the ground connection for digital circuitry, and GND is the ground connection for substrate and analog switches. DGND pins and GND pins will be shorted on the boards to reduce ground bounces caused by the routing resistance when the rush current passes through it. V_{LL} and V_{DD} require decoupling capacitors located close to the supply pins of the devices. Ceramic capacitors are preferred to provide low ESR and ESL for decoupling. If V_{LL} is too noisy, a ferrite bead may be needed to filter out the noise before connecting the V_{LL} to the local decoupling capacitors.




FIGURE 5-1: Logic Input Timing Waveforms.





FIGURE 5-2: Latch Enable Timing Diagram.

HV2825/HV2925/HV2926

Daisy Chain in Single SPI



Daisy Chain in Dual SPI






FIGURE 5-3: Daisy Chain Connection in Single and Dual Configurations.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

169-Lead LFBGA (11 x 11 x 1.50 mm)


Example



Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	
	Underbar (¯) and/or Overbar (¯) symbol may not be to scale.	

169-Ball Low Profile Fine-Pitch Ball Grid Array (D8C) - 11×11×1.50 mm Body [LFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Terminals	N		169		
Pitch	e		0.80 BSC		
Overall Height	A		1.31	1.39	1.50
Mold Thickness	A2		0.86 REF		
Substrate Thickness	A3		0.26 REF		
Overall Length	D		11.00 BSC		
Ball Array Length	D1		9.60 BSC		
Overall Width	E		11.00 BSC		
Ball Array Width	E1		9.60 BSC		
Ball Diameter	b		0.32	–	0.42


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

HV2825/HV2925/HV2926

169-Ball Low Profile Fine-Pitch Ball Grid Array (D8C) - 11×11×1.50 mm Body [LFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1	9.60 BSC		
Contact Pad Spacing	C2	9.60 BSC		
Contact Pad Width (X169)	X			0.35
Contact Pad to Contact Pad	G	0.45		

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-27535 Rev C

APPENDIX A: REVISION HISTORY

Revision A (December 2023)

- Original release of this document.

HV2825/HV2925/HV2926

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>/XXX</u>
Device	Package
Device:	Package:
HV2825: Single 5V Bias, Low Harmonic Distortion, 64-Channel High-Voltage Analog Switch	D8C = Low Profile Fine Pitch Ball Grid Array – 11x11x1.50 mm (LFBGA), 169-Ball
HV2925: Single 5V Bias, Low Harmonic Distortion, 64-Channel High-Voltage Analog Switch with Bleed Resistor	
HV2926: Single 5V Bias, Low Harmonic Distortion, 64-Channel High-Voltage Analog Switch with Bleed Resistor at One Side of Switch	

Examples:

- a) HV2825/D8C: Single 5V Bias, Low Harmonic Distortion, 64-Channel High-Voltage Analog Switch, low Profile Fine Pitch Ball Grid Array (LFBGA), 169-Ball Package
- b) HV2925/D8C: Single 5V Bias, Low Harmonic Distortion, 64-Channel High-Voltage Analog Switch with Bleed Resistor, Low Profile Fine Pitch Ball Grid Array (LFBGA), 169-Ball Package
- c) HV2926/D8C: Single 5V Bias, Low Harmonic Distortion, 64-Channel High-Voltage Analog Switch with Bleed Resistor at One Side of Switch, Low Profile Fine Pitch Ball Grid Array (LFBGA), 169-Ball Package

HV2825/HV2925/HV2926

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
 - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
 - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
 - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
-

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricon, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, iGAT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Parallelizing, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3647-2

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820