

FEATURES

Extreme high temperature operation

- 40°C to +210°C, FLATPACK package
- 40°C to +175°C, SOIC package

Rail-to-rail output

Low power: 1.3 mA maximum

Gain bandwidth product: 9.7 MHz typical at $A_v = 100$

Low offset voltage: 250 μ V maximum

Unity-gain stable

High slew rate: 5.0 V/ μ s typical at 210°C

Low noise: 4.2 nV/ $\sqrt{\text{Hz}}$ typical at 1 kHz and 210°C

APPLICATIONS

Downhole drilling and instrumentation

Avionics

Heavy industrial

High temperature environments

GENERAL DESCRIPTION

The AD8634 is a precision, 9.7 MHz bandwidth, dual amplifier that features rail-to-rail outputs. The AD8634 is guaranteed to operate from 3 V to 30 V (or from ± 1.5 V to ± 15 V) and at very high temperatures.

The AD8634 is well suited for applications that require both ac and dc precision performance. The combination of wide bandwidth, low noise, and precision makes the AD8634 useful in a wide variety of applications, including filters and interfacing with a variety of sensors.

This dual channel op amp is offered in an 8-lead SOIC package with an operating temperature range of –40°C to +175°C.

PIN CONFIGURATION




Figure 1. SOIC and FLATPACK Pinout

11524-001

It is also available in an 8-lead ceramic flat package (FLATPACK) with an operating temperature range of –40°C to +210°C. Both packages are designed for robustness at extreme temperatures and are qualified for up to 1000 hours of operation at the maximum temperature rating.

The AD8634 is a member of a growing series of high temperature qualified products offered by Analog Devices, Inc. For a complete selection table of available high temperature products, see the high temperature product list and qualification data available at www.analog.com/hightemp.

TABLE OF CONTENTS

Features	1	Predicted Lifetime vs. Operating Temperature	5
Applications	1	Thermal Resistance	5
Pin Configuration	1	ESD Caution	5
General Description	1	Typical Performance Characteristics	6
Revision History	2	Applications Information	10
Specifications	3	Input Protection	10
Electrical Characteristics, $V_{SY} = \pm 15.0\text{ V}$	3	Outline Dimensions	11
Electrical Characteristics, $V_{SY} = 3.0\text{ V}$	4	Ordering Guide	11
Absolute Maximum Ratings	5		

REVISION HISTORY

9/15—Rev. A to Rev. B

Changes to Short-Circuit Current Parameter, Table 1	3
Changes to Short-Circuit Current Parameter, Table 2	4
Changes to Figure 13	7

7/14—Rev. 0 to Rev. A

Changes to Unity-Gain Crossover Parameter, Table 1 and –3 dB Closed-Loop Bandwidth Parameter, Table 1	3
Changes to Unity-Gain Crossover Parameter, Table 2 and –3 dB Closed-Loop Bandwidth Parameter, Table 2	4

7/13—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS, $V_{SY} = \pm 15.0\text{ V}$

$V_{SY} = \pm 15.0\text{ V}$, $V_{CM} = 0\text{ V}$, $T_{MIN} \leq T_A \leq T_{MAX}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/ Comments	SOIC Package $-40^\circ\text{C} \leq T_A \leq +175^\circ\text{C}$			FLATPACK Package $-40^\circ\text{C} \leq T_A \leq +210^\circ\text{C}$			Unit
			Min	Typ	Max	Min	Typ	Max	
INPUT CHARACTERISTICS									
Offset Voltage	V_{OS}				250			250	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			0.35		0.35			$\mu\text{V}/^\circ\text{C}$
Offset Voltage Matching		$T_A = T_{MAX}$			150			150	μV
Input Bias Current	I_B		-200	-45	+200	-200	-40	+200	nA
Input Offset Current	I_{OS}				30			30	nA
Input Voltage Range	V_{IN}		-14.7		+14.7	-14.5		+14.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -14.0\text{ V to }+14.0\text{ V}$	105	120		100	115		dB
Large Signal Voltage Gain	A_{VO}	$-13.5\text{ V} \leq V_{OUT} \leq +13.5\text{ V}$, $R_L = 2\text{ k}\Omega$	104	112		100	108		dB
Input Impedance									
Differential				53 1.1		53 1.1			$\text{k}\Omega \text{pF}$
Common-Mode				1.1 2.5		1.1 2.5			$\text{G}\Omega \text{pF}$
OUTPUT CHARACTERISTICS									
Output Voltage High	V_{OH}	$R_L = 10\text{ k}\Omega$ to V_{CM}	14.8	14.90		14.8	14.90		V
		$R_L = 2\text{ k}\Omega$ to V_{CM}	14.0	14.5		14.0	14.5		V
		$R_L = 2\text{ k}\Omega$ to V_{CM} , $T_A = T_{MAX}$	14.60	14.75		14.60	14.75		V
Output Voltage Low	V_{OL}	$R_L = 10\text{ k}\Omega$ to V_{CM}		-14.95	-14.8		-14.95	-14.8	V
		$R_L = 2\text{ k}\Omega$ to V_{CM}		-14.8	-14.70		-14.75	-14.65	V
		$R_L = 2\text{ k}\Omega$ to V_{CM} , $T_A = T_{MAX}$			-14.70			-14.65	V
Short-Circuit Current	I_{SC}	$V_{OUT} = 0\text{ V}$, $T_A = T_{MAX}$		+38/-20			+33/-18		mA
POWER SUPPLY									
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 2\text{ V to } \pm 18\text{ V}$	105	115		103	113		dB
Supply Current per Amplifier	I_{SY}	$I_{OUT} = 0\text{ mA}$, $T_A = T_{MAX}$		1.0	1.2		1.1	1.3	mA
DYNAMIC PERFORMANCE									
Slew Rate	SR	$R_L = 2\text{ k}\Omega$	3.6	4.9		3.6	5.0		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$V_{IN} = 5\text{ mV p-p}$, $R_L = 10\text{ k}\Omega$, $A_V = 100$		9.7			9.7		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5\text{ mV p-p}$, $R_L = 10\text{ k}\Omega$, $A_V = 1$		7.0			7.0		MHz
-3 dB Closed-Loop Bandwidth	-3 dB	$V_{IN} = 5\text{ mV p-p}$, $A_V = 1$		11.0			11.0		MHz
Phase Margin	Φ_M			84			82		Degrees
NOISE PERFORMANCE									
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz		0.13			0.13		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		4.2			4.2		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n			0.6			0.6		$\text{pA}/\sqrt{\text{Hz}}$

ELECTRICAL CHARACTERISTICS, $V_{SY} = 3.0\text{ V}$

$V_{SY} = 3.0\text{ V}$, $V_{CM} = 1.5\text{ V}$, $V_{OUT} = 1.5\text{ V}$, $T_{MIN} \leq T_A \leq T_{MAX}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/ Comments	SOIC Package $-40^{\circ}\text{C} \leq T_A \leq +175^{\circ}\text{C}$			FLATPACK Package $-40^{\circ}\text{C} \leq T_A \leq +210^{\circ}\text{C}$			Unit
			Min	Typ	Max	Min	Typ	Max	
INPUT CHARACTERISTICS									
Offset Voltage	V_{OS}				250			250	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			0.35			0.35		$\mu\text{V}/^{\circ}\text{C}$
Offset Voltage Matching		$T_A = T_{MAX}$			150			150	μV
Input Bias Current	I_B		-200	-45	+200	-200	-40	+200	nA
Input Offset Current	I_{OS}				30			30	nA
Input Voltage Range	V_{IN}		0.3		2.7	0.5		2.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0.3\text{ V to } 2.7\text{ V}$	60	65		55	60		dB
Large Signal Voltage Gain	A_{VO}	$0.5\text{ V} \leq V_{OUT} \leq 2.5\text{ V}$, $R_L = 2\text{ k}\Omega$	104	112		100	108		dB
Input Impedance									
Differential				53 1.1			53 1.1		$\text{k}\Omega \text{pF}$
Common-Mode				2.8 2.5			2.8 2.5		$\text{G}\Omega \text{pF}$
OUTPUT CHARACTERISTICS									
Output Voltage High	V_{OH}	$R_L = 10\text{ k}\Omega$ to V_{CM}	2.8	2.90		2.8	2.90		V
		$R_L = 2\text{ k}\Omega$ to V_{CM}	2.0	2.5		2.0	2.5		V
		$R_L = 2\text{ k}\Omega$ to V_{CM} , $T_A = T_{MAX}$	2.60	2.75		2.60	2.75		V
Output Voltage Low	V_{OL}	$R_L = 10\text{ k}\Omega$ to V_{CM}		50	200		50	200	mV
		$R_L = 2\text{ k}\Omega$ to V_{CM}		200	300		250	350	mV
		$R_L = 2\text{ k}\Omega$ to V_{CM} , $T_A = T_{MAX}$			300			350	mV
Short-Circuit Current	I_{SC}	$V_{OUT} = 0\text{ V}$, $T_A = T_{MAX}$		+28/-13			+27/-11		mA
POWER SUPPLY									
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 1.25\text{ V to } \pm 1.75\text{ V}$	97	102		95	100		dB
Supply Current per Amplifier	I_{SY}	$I_{OUT} = 0\text{ mA}$, $T_A = T_{MAX}$		0.9	1.1		1.0	1.2	mA
DYNAMIC PERFORMANCE									
Slew Rate	SR	$R_L = 2\text{ k}\Omega$	3.5	4.9		3.5	5.0		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$V_{IN} = 5\text{ mV p-p}$, $R_L = 10\text{ k}\Omega$, $A_V = 100$		9.7			9.7		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5\text{ mV p-p}$, $R_L = 10\text{ k}\Omega$, $A_V = 1$		7.0			7.0		MHz
-3 dB Closed-Loop Bandwidth	-3 dB	$V_{IN} = 5\text{ mV p-p}$, $A_V = 1$		11.0			11.0		MHz
Phase Margin	ΦM			84			82		Degrees
NOISE PERFORMANCE									
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz		0.13			0.13		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		4.2			4.2		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n			0.6			0.6		$\text{pA}/\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$V_- \leq V_{IN} \leq V_+$
Differential Input Voltage ¹	$\pm 0.6\text{ V}$
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	
SOIC Package	-40°C to $+175^\circ\text{C}$
FLATPACK Package	-40°C to $+210^\circ\text{C}$
Junction Temperature	
SOIC Package	200°C
FLATPACK Package	245°C
Lead Temperature (Soldering 60 sec)	300°C

¹ For differential input voltages greater than 0.6 V, limit the input current to less than 5 mA to prevent degradation or destruction of the input devices (see the Input Protection section).

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

PREDICTED LIFETIME vs. OPERATING TEMPERATURE

Comprehensive reliability testing is performed on all Analog Devices high temperature products, including the [AD8634](#). Product lifetimes at extended operating temperature are obtained using high temperature operating life (HTOL). Lifetimes are predicted from the Arrhenius equation, taking into account assumptions about potential design and manufacturing failure mechanisms. HTOL is performed in accordance with JEDEC JESD22-A108. A minimum of three wafer fab and assembly lots are processed through HTOL at the maximum operating temperature.




Figure 2. Predicted Lifetime vs. Operating Temperature

THERMAL RESISTANCE

θ_{JA} is specified for the device soldered on a 4-layer JEDEC standard printed circuit board (PCB) with zero airflow.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead SOIC_N	121	43	$^\circ\text{C}/\text{W}$
8-Lead FLATPACK	100	15	$^\circ\text{C}/\text{W}$

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Offset Voltage Distribution, SOIC Package, $V_{SY} = \pm 15.0\text{ V}$, $T_A = 175^\circ\text{C}$




Figure 6. Input Bias Current Distribution, SOIC Package, $V_{SY} = \pm 15.0\text{ V}$, $T_A = 175^\circ\text{C}$




Figure 4. TCV_{OS} Distribution, SOIC Package, $V_{SY} = \pm 15.0\text{ V}$




Figure 7. Input Offset Current Distribution, SOIC Package, $V_{SY} = \pm 15.0\text{ V}$, $T_A = 175^\circ\text{C}$




Figure 5. Typical Offset Voltage vs. Temperature




Figure 8. Typical Input Bias Current vs. Temperature




Figure 9. Offset Voltage vs. Common-Mode Voltage and Temperature, $V_{SY} = \pm 15.0 V$




Figure 12. Input Bias Current vs. Common-Mode Voltage and Temperature, $V_{SY} = \pm 15.0 V$




Figure 10. Negative Dropout Voltage vs. Load Current and Temperature




Figure 13. Positive Dropout Voltage vs. Load Current and Temperature




Figure 11. CMRR vs. Frequency, $T_A = 210^\circ C$




Figure 14. PSRR vs. Frequency




Figure 15. Gain and Phase Margin vs. Frequency, $T_A = 210^\circ\text{C}$




Figure 18. Supply Current vs. Supply Voltage and Temperature




Figure 16. Large Signal Positive Edge Response, $V_{SV} = \pm 15.0\text{V}$, $T_A = 175^\circ\text{C}$




Figure 19. Large Signal Positive Edge Response, $V_{SV} = \pm 15.0\text{V}$, $T_A = 210^\circ\text{C}$




Figure 17. Large Signal Negative Edge Response, $V_{SV} = \pm 15.0\text{V}$, $T_A = 175^\circ\text{C}$




Figure 20. Large Signal Negative Edge Response, $V_{SV} = \pm 15.0\text{V}$, $T_A = 210^\circ\text{C}$





Figure 21. Voltage Noise Density vs. Frequency

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 8-Lead Standard Small Outline Package [SOIC_N]
 Narrow Body
 (R-8)

Dimensions shown in millimeters and (inches)




Figure 25. 8-Lead Ceramic Flat Package [FLATPACK]
 (F-8-2)

Dimensions shown in inches

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD8634HRZN	-40°C to +175°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
AD8634HFZ	-40°C to +210°C	8-Lead Ceramic Flat Package [FLATPACK]	F-8-2

¹ Z = RoHS Compliant Part.

NOTES